

1DT301, Computer Technology


Lecture #2,

Program example, some instructions, STK600.

Introduction to Lab 1.

STK 600






Documentation:

STK600, ATMega2560:

- doc2549_ATmega2560.pdf – ATmega2560,
- 8-bit Atmel Microcontroller (STK600)
- Instruction Set.pdf

STK500, ATMega16:

- doc2466_ATmega16.pdf - ATmega 16,
8-bit AVR Microcontroller (STK500)
- AVR An Introductory Course, John
Morton
- Mikroprocessorteknik, Per Foyer



Binary and hexadecimal numbers.

0001 1110 1101 0000 0010 0001

$$0 * 2^{23} + 0 * 2^{22} + 0 * 2^{21} + 1 * 2^{20} + 1 * 2^{19} + 1 * 2^{18} + 1 * 2^{17} + 0 * 2^{16} + \dots$$

1 E D 0 2 1

$$1 * 16^5 + 14 * 16^4 + 13 * 16^3 + 0 * 16^2 + 2 * 16^1 + 1 * 16^0 =$$

$$1 * 1\ 048\ 576 + 14 * 65\ 536 + 13 * 4\ 096 + 0 * 256 + 2 * 16 + 1 * 1 = \\ 2\ 019\ 361_{10}$$

Hexadecimal numbers.

<http://en.wikipedia.org/wiki/Hexadecimal>

The image shows a screenshot of a web browser displaying the Wikipedia article on Hexadecimal numbers. The browser interface includes a top bar with tabs for LinkedIn, pressmeddelande - Expertsvar, and the current article, along with standard navigation icons. On the left, there's a sidebar with links to the Main page, Contents, Featured content, Current events, Random article, Donate to Wikipedia, and Wikimedia Shop. Below that is an 'Interaction' section with links to Help, About Wikipedia, Community portal, Recent changes, and Contact page. Further down is a 'Tools' section with links to What links here, Related changes, Upload file, Special pages, Permanent link, Page information, Wikidata item, and Cite this page. At the bottom left is a 'Print/export' section with links to Create a book and Download as PDF. The main content area features the article title 'Hexadecimal', a sub-header 'From Wikipedia, the free encyclopedia', and a detailed text explaining the concept of hexadecimal notation, its conversion to decimal, and its use in computing. A sidebar on the right is titled 'Numeral systems by culture' and lists categories for Hindu-Arabic origins, East Asian, Alphabetic, and Former cultures, each with a list of associated languages or scripts. The overall layout is typical of a Wikipedia article page.

Arkiv Redigera Visa Historik Bokmärken Verktyg Hjälp

Inkorgen | LinkedIn pressmeddelande - Expertsvar W Hexadecimal - Wikipedia, ... +

en.wikipedia.org/wiki/Hexadecimal Google Create account Log in

WIKIPEDIA The Free Encyclopedia

Main page Contents Featured content Current events Random article Donate to Wikipedia Wikimedia Shop

Interaction Help About Wikipedia Community portal Recent changes Contact page

Tools What links here Related changes Upload file Special pages Permanent link Page information Wikidata item Cite this page

Print/export Create a book Download as PDF

Article Talk Read Edit View history Search

Wiki Loves Monuments: Photograph a monument, help Wikipedia and win!

Hexadecimal

From Wikipedia, the free encyclopedia

In mathematics and computing, **hexadecimal** (also **base 16**, or **hex**) is a positional numeral system with a radix, or base, of 16. It uses sixteen distinct symbols, most often the symbols 0–9 to represent values zero to nine, and A, B, C, D, E, F (or alternatively a–f) to represent values ten to fifteen. Hexadecimal numerals are widely used by computer systems designers and programmers. In computing, hexadecimal numerals are usually written with a prefix, "0x" (in reference to the abbreviated pronunciation of "hexadecimal"). Alternately, some authors denote hexadecimal values using a suffix or subscript. For example, one could write 0x2AF3 or 2AF3₁₆, depending on the choice of notation.

As an example, the hexadecimal number 2AF3₁₆ can be converted to an equivalent decimal representation. Observe that 2AF3₁₆ is equal to a sum of (2000₁₆ + A00₁₆ + F0₁₆ + 3₁₆), by decomposing the numeral into a series of place value terms. Converting each term to decimal, one can further write: (2₁₆ × 16³) + (A₁₆ × 16²) + (F₁₆ × 16¹) + (3₁₆ × 16⁰), (2 × 4096) + (10 × 256) + (15 × 16) + (3 × 1), or 10995.

Each hexadecimal digit represents four binary digits (**bits**), and the primary use of hexadecimal notation is a human-friendly representation of **binary-coded** values in computing and digital electronics. One hexadecimal digit represents a **nibble**, which is half of an **octet** or byte (8 bits). For example, **byte** values can range from 0 to 255 (decimal), but may be more conveniently represented as two hexadecimal digits in the range 00 to FF. Hexadecimal is also commonly used to represent computer **memory addresses**.

Contents [hide]

1 Representation

1.1 Written representation

Numeral systems by culture

Hindu–Arabic origins

- Indian (Bengali • Tamil • Telugu)
- Eastern Arabic • Western Arabic
- Burmese • Khmer • Lao • Mongolian • Sinhala • Thai

East Asian

- Chinese (Suzhou) • Japanese • Korean • Vietnamese
- Counting rods

Alphabetic

- Abjad • Armenian • Āryabhaṭa • Cyrillic • Ge'ez • Georgian • Greek • Hebrew • Roman

Former

- Aegean • Attic • Babylonian • Brahmi • Egyptian • Etruscan • Inuit • Kharosthi • Mayan • Quipu
- Prehistoric

Two's complement.

http://en.wikipedia.org/wiki/Two%27s_complement



A screenshot of a web browser displaying the Wikipedia page for Two's complement. The browser interface includes tabs for 'Inkorgen | LinkedIn' and 'pressmeddelande - Expertsvar'. The main content area shows the title 'Two's complement' and its definition as a mathematical operation on binary numbers. It compares it to one's complement and discusses its use in computing. A table provides examples for an 8-bit system, showing how both signed and unsigned values are represented. The sidebar on the left contains links to other Wikipedia pages and sections like 'Interaction' and 'Tools'.

Arkiv Redigera Visa Historik Bokmärken Verktyg Hjälp

Inkorgen | LinkedIn pressmeddelande - Expertsvar W Two's complement - Wikipedia

en.wikipedia.org/wiki/Two's_complement

Google Create account Log in

Article Talk Read Edit View history Search

Two's complement

From Wikipedia, the free encyclopedia

Two's complement is a [mathematical operation](#) on [binary numbers](#), as well as a [binary signed number representation](#) based on this operation. Its wide use in computing makes it the most important example of a [radix complement](#).

The two's complement of an N -bit number is defined as the complement with respect to 2^N ; in other words, it is the result of subtracting the number from 2^N , which in binary is one followed by N zeroes. This is also equivalent to taking the [ones' complement](#) and then adding one, since the sum of a number and its ones' complement is all 1 bits. The two's complement of a number behaves like the [negative](#) of the original number in most arithmetic, and positive and negative numbers can coexist in a natural way.

In two's-complement representation, positive numbers are simply represented as themselves, and negative numbers are represented by the two's complement of their absolute value;^[1] the table on the right provides an example for $N = 8$. In general, negation (reversing the sign) is performed by taking the two's complement. This system is the most common method of representing signed integers on computers.^[2] An N -bit two's-complement numeral system can represent every integer in the range $-(2^{N-1})$ to $+(2^{N-1} - 1)$ while [ones' complement](#) can only represent integers in the range $-(2^{N-1} - 1)$ to $+(2^{N-1} - 1)$.


The two's-complement system has the advantage that the fundamental arithmetic operations of [addition](#), [subtraction](#), and [multiplication](#) are identical to those for unsigned binary numbers (as long as the inputs are represented in the same number of bits and any [overflow](#) beyond those bits is discarded from the result). This property makes the system both simpler to implement and capable of easily handling higher precision arithmetic. Also, [zero](#) has only a single representation, obviating the subtleties associated with [negative zero](#), which exists in [ones'-complement systems](#).

8-bit two's-complement integers

Bits	Unsigned value	2's complement value
0111 1111	127	127
0111 1110	126	126
0000 0010	2	2
0000 0001	1	1
0000 0000	0	0
1111 1111	255	-1
1111 1110	254	-2
1000 0010	130	-126
1000 0001	129	-127
1000 0000	128	-128

Contents [hide]

1 Potential ambiguities of terminology




Representing negative numbers internally

- Using Most Significant Bit (MSB) as a sign bit
- $+36_{10} \rightarrow 0010\ 0100_2$
 $-36_{10} \rightarrow 1010\ 0100_2$
- There are two ways to represent zero
 - 10000000_2 and 00000000_2
- Hard to use internally (arithmetics)

→

Encode negative numbers using Two's complement



Two's complement

- Steps for encoding
 1. Remove sign bit
 2. Invert bits
 3. Add 1

Encoding example:

8-bit integer!

$$-36_{10} \rightarrow 1010\ 0100_2$$

1. 0010 0100
2. 1101 1011
3. 1101 1011 + 1 = 1101 1100 (the 9th bit is skipped if there is one)

Arithmetic example:


Add the two 8-bit integers -36_{10} and 10_{10}

-36_{10} in two's complement $\rightarrow 1101\ 1100_2$
 $+10_{10} \rightarrow 0000\ 1010_2$

$$\begin{array}{r} 1101\ 1100 \quad (\leftarrow -36) \\ +0000\ 1010 \quad (\leftarrow 10) \\ \hline 1110\ 0110 \end{array}$$

Decode :

1. 0110 0110
2. 1001 1001
3. $1001\ 1001 + 1 = 1001\ 1010 = -26_{10}$



doc2549_ATmega2560

ATMega2560, 8-bit Microcontroller

Features

- High Performance, Low Power Atmel® AVR® 8-Bit Microcontroller
- Advanced RISC Architecture
 - 135 Powerful Instructions – Most Single Clock Cycle Execution
 - 32 × 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16 MIPS Throughput at 16MHz
 - On-Chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
 - 64K/128K/256KBytes of In-System Self-Programmable Flash
 - 4Kbytes EEPROM
 - 8Kbytes Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/ 100 years at 25°C
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
 - Endurance: Up to 64Kbytes Optional External Memory Space
- Atmel® QTouch® library support
 - Capacitive touch buttons, sliders and wheels
 - QTouch and QMatrix acquisition
 - Up to 64 sense channels
- JTAG (IEEE std. 1149.1 compliant) Interface
 - Boundary-scan Capabilities According to the JTAG Standard
 - Extensive On-chip Debug Support
 - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
 - Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode
 - Real Time Counter with Separate Oscillator
 - Four 8-bit PWM Channels
 - Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560)
 - Output Compare Modulator
 - 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560)
 - Two/Four Programmable Serial USART (ATmega1281/2561, ATmega640/1280/2560)
 - Master/Slave SPI Serial Interface
 - Byte Oriented 2-wire Serial Interface
 - Programmable Watchdog Timer with Separate On-chip Oscillator
 - On-chip Analog Comparator
 - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated Oscillator
 - External and Internal Interrupt Sources
 - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
 - 54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560)
 - 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561)
 - 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560)
 - RoHS/Fully Green




8-bit Atmel
Microcontroller
with
64K/128K/256K
Bytes In-System
Programmable
Flash

ATmega640/V
ATmega1280/V
ATmega1281/V
ATmega2560/V
ATmega2561/V



Preliminary



8-bit AVR Instruction Set

Instruction Set Nomenclature

Status Register (SREG)

- SREG: Status Register
C: Carry Flag
Z: Zero Flag
N: Negative Flag
V: Two's complement overflow indicator
S: $N \oplus V$, For signed tests
H: Half Carry Flag
T: Transfer bit used by BLD and BST instructions
I: Global Interrupt Enable/Disable Flag


Registers and Operands

- Rd: Destination (and source) register in the Register File
Rr: Source register in the Register File
R: Result after instruction is executed
K: Constant data
k: Constant address
b: Bit in the Register File or I/O Register (3-bit)
s: Bit in the Status Register (3-bit)
X,Y,Z: Indirect Address Register
(X=R27:R26, Y=R29:R28 and Z=R31:R30)
A: I/O location address





8-bit **AVR[®]**
Instruction Set

ATmega2560




Pin conf




Architecture

Figure 2. Block Diagram




AVR CPU Core

Figure 3. Block Diagram of the AVR MCU Architecture



I/O Ports

Figure 2. Block Diagram



doc2466_ATmega16, page 66

Register Description for I/O Ports

Port A Data Register – PORTA

Port A Data Direction Register – DDRA


Port A Input Pins Address – PINA

Data memory map 1


Figure 8-2. Data Memory Map

Address (HEX)	
0 - 1F	32 Registers
20 - 5F	64 I/O Registers
60 - 1FF	416 External I/O Registers
200	Internal SRAM (8192 × 8)
21FF	
2200	External SRAM (0 - 64K × 8)
FFFF	


Data memory map 2




AVR Studio 4



Creating a new program.





File Project Build Edit View Tools Debug Window Help



Trace Disabled

Con AVR AUTO

Project

- Test_Example_1_Sept_3_2014
- Source Files
 - Test_Example_1_Sept_3_2014.asm
- Included Files
- Labels
- Output
- Object File

C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

```
    
```

I/O View

Name	Value
DAD_CONVERTER	
DANALOG_COMPAR...	
BOOT_LOAD	
CPU	
EEPROM	
EXTERNAL_INTER...	
JTAG	
PORTA	
PORTB	
PORTC	
PORTD	
PORTE	
PORTF	
PORTG	
PORTH	
PORTJ	

Name	Address	Value

C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

Message

Loaded plugin STK500
Loaded plugin Atmel AVR Assembler
Loaded partfile: C:\Program Files (x86)\Atmel\AVR Tools\PartDescriptionFiles\ATmega2560.xml

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto

Ln 1, Col 1

CAP NUM OVR

```
ldi r16,0b11111111      , load 1111 1111 to register r16
out 0x04, r16           , write 1111 1111 to Data. Direction Register
                          , in I/O address 0x04

my_loop:                 , label to indicate start of loop

ldi r16, 0x55            , load 0x05 = 0101 0101 to register r16
out 0x05, r16           , write 0101 0101 to Port B Output register
                          , in I/O address 0x05

rJmp my_loop
```

J @D

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

File Project Build Edit View Tools Debug Window Help

Trace Disabled Reload Object File

Project Test_Example_1_Sept_3_2014

Source Files Test_Example_1_Sept_3_2014.asm

Included Files

Labels

Output

Object File

Code Editor (Assembly View)

```
ldi r16,0b11111111 ; load 1111 1111 to register r16
out 0x04, r16 ; write 1111 1111 to Data Direction Register
; in I/O address 0x04

my_loop: ; label to indicate start of loop

ldi r16, 0x55 ; load 0x55 = 0101 0101 to register r16
out 0x05, r16 ; write 0101 0101 to Port B Output register
; in I/O address 0x05

rjmp my_loop
```

I/O View

Name	Value
AD_CONVERTER	
ANALOG_COMPAR...	
BOOT_LOAD	
CPU	
EPPROM	
EXTERNAL_INTER...	
JTAG	
PORTA	
PORTB	
PORTC	
PORTD	
PORTE	
PORTF	
PORTG	
PORTH	

Build

Memory use summary [bytes]:

Segment	Begin	End	Code	Data	Used	Size	Use%
.cseg	0x000000	0x00000a	10	0	10	unknown	-
.dseg	0x000060	0x000060	0	0	0	unknown	-
.eseg	0x000000	0x000000	0	0	0	unknown	-

Assembly complete, 0 errors. 0 warnings

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto

Ln 1, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

File Project Build Edit View Tools Debug Window Help

Processor X

Name	V
Program Counter	0
Stack Pointer	0
X pointer	0
Y pointer	0
Z pointer	0
Cycle Counter	0
Frequency	4.
Stop Watch	0.
SREG	0000 0000
Registers	

Processor Mem... Message

Trace Disabled

I/O View ANALOG_COMPAR...

Register

Name	Value
R00	0x00
R01	0x00
R02	0x00
R03	0x00
R04	0x00
R05	0x00
R06	0x00
R07	0x00
R08	0x00
R09	0x00
R10	0x00
R11	0x00
R12	0x00
R13	0x00
R14	0x00
R15	0x00
R16	0x00
R17	0x00
R18	0x00
R19	0x00
R20	0x00
R21	0x00
R22	0x00
R23	0x00
R24	0x00
R25	0x00
R26	0x00
R27	0x00
R28	0x00
R29	0x00
R30	0x00
R31	0x00

my_loop:

```
ldi r16, 0b11111111 ; load 1111 1111 to register r16
out 0x04, r16 ; write 1111 1111 to Data Direction Register in I/O address 0x04

my_loop:           ; label to indicate start of loop

ldi r16, 0x55      ; load 0x05 = 0101 0101 to register r16
out 0x05, r16      ; write 0101 0101 to Port B Output register in I/O address 0x05

rjmp my_loop
```

Message

AVR Simulator: Please wait while configuring simulator...

AVR Simulator: ATmega2560 Configured OK

Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto Stopped Ln 15, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

File Project Build Edit View Tools Debug Window Help

Processor X

Name	V
Program Counter	0
Stack Pointer	0
X pointer	0
Y pointer	0
Z pointer	0
Cycle Counter	1
Frequency	4.
Stop Watch	0.
SREG	0000 0000
Registers	

Processor Mem... Message

I/O View ANALOG_COMPAR...

Name	Value
DAD_CONVERTER	0000 0000
DANALOG_COMPAR...	0000 0000
BOOT_LOAD	0000 0000
CPU	0000 0000
EEPROM	0000 0000
EXTERNAL_INTER...	0000 0000
JTAG	0000 0000
PORTA	0000 0000
PORTB	0000 0000
PORTC	0000 0000
PORTD	0000 0000
PORTE	0000 0000
PORTF	0000 0000
PORTG	0000 0000
PORTH	0000 0000
PORTJ	0000 0000
PORTK	0000 0000
PORTL	0000 0000
SPI	0000 0000
TIMER_COUNTER_0	0000 0000
TIMER_COUNTER_1	0000 0000
TIMER_COUNTER_2	0000 0000
TIMER_COUNTER_3	0000 0000
TIMER_COUNTER_4	0000 0000
TIMER_COUNTER_5	0000 0000
TWI	0000 0000
USART0	0000 0000
USART1	0000 0000
USART2	0000 0000
USART3	0000 0000
WATCHDOG	0000 0000

ldi r16,0b11111111 ; load 1111 1111 to register r16
put 0x04, r16 ; write 1111 1111 to Data Direction Register in I/O address 0x04

my_loop:
ldi r16, 0x55 ; load 0x05 = 0101 0101 to register r16
out 0x05, r16 ; write 0101 0101 to Port B Output register in I/O address 0x05

rjmp my_loop

Message

AVR Simulator: Please wait while configuring simulator...
AVR Simulator: ATmega2560 Configured OK
Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto Stopped Ln 5, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

File Project Build Edit View Tools Debug Window Help

Processor

Name	Value
Program Counter	0x0000
Stack Pointer	0x0000
X pointer	0x0000
Y pointer	0x0000
Z pointer	0x0000
Cycle Counter	2
Frequency	4.00 MHz
Stop Watch	0.000000
SREG	0x80
Registers	

```

C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lecture... -> X

ldi r16,0b11111111      ; load 1111 1111 to register r16
out 0x04, r16            ; write 1111 1111 to Data Direction Register
                          ; in I/O address 0x04

my_loop:
                          ; label to indicate start of loop
ldi r16, 0x55            ; load 0x55 = 0101 0101 to register r16
out 0x05, r16            ; write 0101 0101 to Port B Output register
                          ; in I/O address 0x05

rjmp my_loop

```

I/O View

Name	Value
AD_CONVERTER	0x00
ANALOG_COMPAR...	0x00
BOOT_LOAD	0x00
CPU	0x00
EEPROM	0x00
EXTERNAL_INTER...	0x00
JTAG	0x00
PORATA	0x00
PORTB	0x00
PORTC	0x00
PORTD	0x00
PORTE	0x00
PORTF	0x00
PORTG	0x00
PORTH	0x00
PORTJ	0x00
PORTK	0x00
PORTL	0x00
SPI	0x00
TIMER_COUNTER_0	0x00
TIMER_COUNTER_1	0x00
TIMER_COUNTER_2	0x00
TIMER_COUNTER_3	0x00
TIMER_COUNTER_4	0x00
TIMER_COUNTER_5	0x00
TWI	0x00
USART0	0x00
USART1	0x00
USART2	0x00
USART3	0x00
WATCHDOG	0x00

Message

AVR Simulator: Please wait while configuring simulator...

AVR Simulator: ATmega2560 Configured OK

Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014

Build Message Find in Files Breakpoints and Tracepoints

Atmega2560 AVR Simulator Auto Stopped Ln 10, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

File Project Build Edit View Tools Debug Window Help

Processor

Name	V
Program Counter	0
Stack Pointer	0
X pointer	0
Y pointer	0
Z pointer	0
Cycle Counter	3
Frequency	4.
Stop Watch	0.
SREG	0000 0000
Registers	

Registers

Memory

Message

AVR Simulator: Please wait while configuring simulator...

AVR Simulator: ATmega2560 Configured OK

Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014.asm

Build Message Find in Files Breakpoints and Tracepoints

Trace Disabled

I/O View

ANALOG_COMPAR

Name	Value
DAD_CONVERTER	0
DANALOG_COMPAR...	0
BOOT_LOAD	0
CPU	0
EEPROM	0
EXTERNAL_INTER...	0
JTAG	0
PORTA	0
PORTB	0
PORTC	0
PORTD	0
PORTE	0
PORTF	0
PORTG	0
PORTH	0
PORTJ	0
PORTK	0
PORTL	0
SPI	0
TIMER_COUNTER_0	0
TIMER_COUNTER_1	0
TIMER_COUNTER_2	0
TIMER_COUNTER_3	0
TIMER_COUNTER_4	0
TIMER_COUNTER_5	0
TWI	0
USART0	0
USART1	0
USART2	0
USART3	0
WATCHDOG	0

ATmega2560 AVR Simulator Auto Stopped Ln 11, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014

File Project Build Edit View Tools Debug Window Help

Trace Disabled

Processor

Name	V
Program Counter	0
Stack Pointer	0
X pointer	0
Y pointer	0
Z pointer	0
Cycle Counter	3
Frequency	4.
Stop Watch	0
SREG	FF

Registers

```
ldi r16,0b11111111 ; load 1111 1111 to register r16
out 0x04, r16        ; write 1111 1111 to Data Direction Register
                      ; in I/O address 0x04

my_loop:             ; label to indicate start of loop
ldi r16, 0x55        ; load 0x05 = 0101 0101 to register r16
out 0x05, r16        ; write 0101 0101 to Port B Output register
                      ; in I/O address 0x05

rjmp my_loop
```

I/O View

PORTB

Name	Value
DAD_CONVERTER	
DANALOG_COMPAR...	
BOOT_LOAD	
CPU	
EEPROM	
EXTERNAL_INTER...	
JTAG	
PORTA	
PORTB	Port B Data Register 0x00 Port B Data Direct... 0xFF Port B Input Pins 0x00
PORTC	
PORTD	
PORTE	
PORTF	
PORTG	
PORTEH	

Name	Address	Value	Bits
DDRB	0x04 (0x2...	0xFF	1111111111111111
PINB	0x03 (0x2...	0x00	0000000000000000
PORTB	0x05 (0x2...	0x00	0000000000000000

Message

AVR Simulator: Please wait while configuring simulator...

AVR Simulator: ATmega2560 Configured OK

Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto Stopped Ln 11, Col 1 CAP NUM OVR

AVR Studio - C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014

File Project Build Edit View Tools Debug Window Help

Processor

Name
Program Counter
Stack Pointer
X pointer
Y pointer
Z pointer
Cycle Counter
Frequency
Stop Watch
SREG
Registers

Registers

Processor Mem...

I/O View ANALOG_COMPAR

Name Value

- AD_CONVERTER
- ANALOG_COMPAR...
- BOOT_LOAD
- CPU
- EEPROM
- EXTERNAL_INTER...
- JTAG
- PORTA
- PORTB
- Port B Data Registr... 0x55
- Port B Data Directi... 0xFF
- Port B Input Pins 0x00
- PORTC
- PORTD
- PORTE
- PORTF
- PORTG
- PORTH

Name	Address	Value	Bits
DDRB	0x04 (0x2...	0xFF	███████████
PINB	0x03 (0x2...	0x00	□□□□□□□□
PORTB	0x05 (0x2...	0x55	□█□█□█□█

Message

AVR Simulator: Please wait while configuring simulator...

AVR Simulator: ATmega2560 Configured OK

Loaded objectfile: C:\Document\Kurser\Datorteknik\HT_2014\Test_Example_Lectures\Test_Example_1_Sept_3_2014\Test_Example_1_Sept_3_2014

Build Message Find in Files Breakpoints and Tracepoints

ATmega2560 AVR Simulator Auto Stopped Ln 14, Col 1 CAP NUM OVR

```
ldi r16,0b11111111 ; load 1111 1111 to register r16
out 0x04, r16 ; write 1111 1111 to Data Direction Register
; in I/O address 0x04

my_loop: ; label to indicate start of loop
    ldi r16, 0x55 ; load 0x55 = 0101 0101 to register r16
    out 0x05, r16 ; write 0101 0101 to Port B Output register
; in I/O address 0x05

rjmp my_loop
```



STK600 in ISP mode with ATmega2 560

Main | Program | Fuses | LockBits | Advanced | HW Settings | HW Info | Auto

Device

Erase Device

10 Erase device before flash programming 10 Verify device after programming

Flash

(E) Use Current Simulator/Emulator FLASH Memory

@ Input HEX File C:\Documents\Kurse\TD2_E2\Datorteknik\HT_2014\Laboratorie D

[Program] [Verify] [Read]

EEPROM

(E) Use Current Simulator/Emulator EEPROM Memory

@ Input HEX File C:\Documents\Kurse\TD2_E2\Datorteknik\HT_2013\Test_program D

[Program] [Verify] [Read]


ELF Production File Format

Input ELF File:

Save From: 10 FLASH 10 EEPROM ID FUSES ID LOCKBITS Fuses and lockbits settings must be specified before saving to ELF

[Program] [Save]

Detecting on 'USB'...
STK600 with serial number OD4A8D6873AO found





STK600 in ISP mode with ATmega2560

Main | Program | Fuses | Lock Bits | Advanced | HW Settings | HW Info | Auto | Device

[Erase Device]

Erase device before flash programming Verify device after programming

Flash:

Use Current Simulator/Emulator FLASH Memory

@ Input HEX File C:\Documents\Kurser\DT2_E2\Datorteknik\HT_2013\Test_Program\Example_I_Sep t_3_2014\Test_Example_I_Sep t_3_2014.hex

[Program] [Verify] [Read]

EEPROM:

Use Current Simulator/Emulator EEPROM Memory

@ Input HEX File C:\Documents\Kurser\DT2_E2\Datorteknik\HT_2013\Test_Program\Example_I_Sep t_3_2014\Test_Example_I_Sep t_3_2014.hex

[Program] [Verify] [Read]

ELF Production File Format

Input ELF File: _____ D

Save From: FLASH EEPROM FUSES LOCKBITS Fuses and lock bits settings must be specified before saving to ELF

[Program] [Save]

Programming FLASH .. OK! ...
Reading FLASH .. OK!
FLASH contents is equal to file .OK
Leaving programming mode.. OK! ...

Ii] C:\Document_Kurser\ D2_E2\Datorteknik\HT_2015\Program_examples\...

```
;>>> >>> >>>>>> >>>>> >>>>>> >>>>
,   1DTr01, Computer Technology I
,   Date: 2015-09-03
Author:
    Anders Haggren
Function:
    Set output

    Example #2
    Lecture example 2015-09-03, lecture #2
    Relay card connected to PORTD
    LEDs connected to PORTE
,   Switches connected to POPTA
;<<<< <<<< <<<<<<<< <<<<<<<<< <<<<<<<<

,   Set Data Direction Registers
ldi r16, 0xFF
out 0x04, r16      ,  DDRE = 0x04
out 0x0a, r16      ,  DDRd  0x0a

; output registers, PORTE and PORTD

ldi r16, 0x07
out 0x05, r16      ,  PORTE  0x05
out 0x0b, r16      ,  PORTd  0x0b
|
loop:
rJmp loop
```





1DT301, Computer Technology I, autumn 2015

Lab. 1: How to use the PORTs. Digital input/output.
Subroutine call.

Goal for this lab:

Learn how to write programs in Assembly language, compile them, download to the STK600 and run them on the target CPU and also to use the AVR Studio 4 Simulator.

Development environment: **AVR Studio4**

The laboratory work has to be done in groups of maximum 2 students per group.

Presentation of results:

Present each task for the teacher when you have solved the task. A written report of all assignments should be submitted after each lab, containing the code and a brief description of results. The report must also include flowcharts for all programs.

The report should be sent to the lab teacher within 1 week, thus before next week lab. Use text in the programs (comments) to explain the function. Each program must also have a header like the example below.

```
;>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>
```

```
; 1DT301, Computer Technology I
```

```
; Date: 2015-09-03
```

```
; Author:
```

```
; Student name 1
```

```
; Student name 2
```

Use text in the programs (comments) to explain the function. Each program must also have a header like the example below.



Task 1:

Write a program in Assembly language to light LED 2. You can use any of the four ports, but start with PORTS.

The program should be very short! How many instructions is minimum number?

Task 2:

Write a program in Assembly language to read the switches and light the corresponding LED.

Example: When you press SW5 , LEDS so should light.

Make an initialization part of the program and after that an infinite loop.

Task 3:

Write a program in Assembly language to read the switches and light LED0 then you press SW5.

For all other switches there should be no activity.

Task 4:

Run the program in Task 3 in the simulator.

Task 5:

Task 5:

Write a program in Assembly language that creates a Ring Counter. The values should be displayed with the LEDs. Use shift instructions , LSL or LSR.

Make a delay of approximately 0.5 sec in between each count. Write the delay as a subroutine. For using the subroutine , you must initialize the Stack Pointer, SP. Include the following instructions in beginning of your program:

; Initialize SP, Stack Pointer

ldi r20 ,HIGH(RAMEND)

; R20 = high part of RAMEND address

out SPH,R20

; SPH = high part of RAMEND address

ldi R20, low(RAMEND)

; R20 = low part of RAMEND address

out SPL,R20

; SPL = low part of RAMEND address

Function, the 8 LEDs:

(0000 000X , 0000 00X0 , 0000 0X00, 0000 X000 , 000X 0000, 00X0 0000 , 0X00 0000,
X0000000)


Task 6:

Write a program in Assembly language that creates a Johnson Counter in an infinite loop.


Function, the 8 LEDs:

(0000 000X, 0000 00XX , 0000 0XXX, 0000 XXXX , 000X XXXX, 00XX XXXX, 0XXX XXXX,
XXXX XXXX, 0XXX XXXX , 00XX XXXX , 000X XXXX, 0000 XXXX , 0000 0XXX, 0000
00XX , 0000 000X, 0000 0000)


Using Flow Charts



Loop:



Simple delay loop




```
C:\Document\Kurser\Datorteknik\HT_2015\Program... X

Delay:
    ldi r16, 5 ; r16 = limit value
    ldi r17, 0 ; r17 = loop counter

del_1:
    inc r17 ; r17 = r17 + 1
    cp r16, r17 ; compare r16 - r17
    brge del_1 ; if greater or equal, go back

    rjmp my_loop
```



AVR Delay Loop Calculator

 MHz microcontroller clock frequency cycles for CALL/RET or other overhead

ns

us

ms

s

mins

hrs

days

 cycles assembler avr-gcc

```
; Generated by delay loop calculator
; at http://www.bretmulvey.com/avrdelay.html
;
; Delay 8 000 cycles
; 1ms at 8.0 MHz

    ldi    r18, 11
    ldi    r19, 99
L1: dec    r19
    brne  L1
    dec    r18
    brne  L1
```

<http://bretmulvey.com/avrdelay.html>

Program example

Initialize Stack pointer, SP

CP – Compare

Description:

This instruction performs a compare between two registers Rd and Rr. None of the registers are changed. All conditional branches can be used after this instruction.

Operation:

- (i) $Rd - Rr$

Syntax:

(i) CP Rd,Rr

Operands:

$0 \leq d \leq 31, 0 \leq r \leq 31$

Program Counter:

$PC \leftarrow PC + 1$

16-bit Opcode:

0001	01rd	dddd	rrrr
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

H: $Rd3 \bullet Rr3 + Rr3 \bullet R3 + R3 \bullet Rd3$

Set if there was a borrow from bit 3; cleared otherwise

S: $N \oplus V$, For signed tests.

V: $Rd7 \bullet Rr7 \bullet \overline{R7} + \overline{Rd7} \bullet Rr7 \bullet R7$

Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R7$

Set if MSB of the result is set; cleared otherwise.

Z: $\overline{R7} \bullet \overline{R6} \bullet \overline{R5} \bullet \overline{R4} \bullet \overline{R3} \bullet \overline{R2} \bullet \overline{R1} \bullet \overline{R0}$

Set if the result is \$00; cleared otherwise.

C: $\overline{Rd7} \bullet Rr7 + Rr7 \bullet R7 + R7 \bullet \overline{Rd7}$

Set if the absolute value of the contents of Rr is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

CPI – Compare with Immediate

Description:

This instruction performs a compare between register Rd and a constant. The register is not changed. All conditional branches can be used after this instruction.

- Operation:**
(i) $Rd - K$

- Syntax:** CPI Rd,K **Operands:** $16 \leq d \leq 31, 0 \leq K \leq 255$ **Program Counter:** $PC \leftarrow PC + 1$

16-bit Opcode:

0011	KKKK	dddd	KKKK
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow	\Leftrightarrow

H: $\overline{Rd3} \cdot K3 + K3 \cdot R3 + R3 \cdot \overline{Rd3}$
Set if there was a borrow from bit 3; cleared otherwise

S: $N \oplus V$, For signed tests.

V: $Rd7 \cdot \overline{K7} \cdot \overline{R7} + \overline{Rd7} \cdot K7 \cdot R7$
Set if two's complement overflow resulted from the operation; cleared otherwise.

N: $R7$
Set if MSB of the result is set; cleared otherwise.

Z: $\overline{R7} \cdot \overline{R6} \cdot \overline{R5} \cdot \overline{R4} \cdot \overline{R3} \cdot \overline{R2} \cdot \overline{R1} \cdot \overline{R0}$
Set if the result is \$00; cleared otherwise.

C: $\overline{Rd7} \cdot K7 + K7 \cdot R7 + R7 \cdot \overline{Rd7}$
Set if the absolute value of K is larger than the absolute value of Rd; cleared otherwise.

R (Result) after the operation.

BRGE – Branch if Greater or Equal (Signed)

Description:

Conditional relative branch. Tests the Signed Flag (S) and branches relatively to PC if S is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the signed binary number represented in Rd was greater than or equal to the signed binary number represented in Rr. This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 4,k).

Operation:

- (i) If $Rd \geq Rr$ ($N \oplus V = 0$) then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$

	Syntax:	Operands:	Program Counter:
(i)	BRGE k	$-64 \leq k \leq +63$	$PC \leftarrow PC + k + 1$ $PC \leftarrow PC + 1$, if condition is false

16-bit Opcode:

1111	01kk	kkkk	k100
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
cp    r11,r12      ; Compare registers r11 and r12
brge greateq        ; Branch if r11 ≥ r12 (signed)
...
greateq: nop         ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1 if condition is false

2 if condition is true

BREQ – Branch if Equal

Description:

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is set. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBS 1,k).

- Operation:**
- (i) If $Rd = Rr$ ($Z = 1$) then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$

	Syntax:	Operands:	Program Counter:
(i)	BREQ k	$-64 \leq k \leq +63$	$PC \leftarrow PC + k + 1$ $PC \leftarrow PC + 1$, if condition is false

16-bit Opcode:

1111	00kk	kkkk	k001
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
cp    r1,r0      ; Compare registers r1 and r0
breq equal       ; Branch if registers equal
...
equal: nop        ; Branch destination (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1 if condition is false
2 if condition is true

BRNE – Branch if Not Equal

Description:

Conditional relative branch. Tests the Zero Flag (Z) and branches relatively to PC if Z is cleared. If the instruction is executed immediately after any of the instructions CP, CPI, SUB or SUBI, the branch will occur if and only if the unsigned or signed binary number represented in Rd was not equal to the unsigned or signed binary number represented in Rr. This instruction branches relatively to PC in either direction ($PC - 63 \leq \text{destination} \leq PC + 64$). The parameter k is the offset from PC and is represented in two's complement form. (Equivalent to instruction BRBC 1,k).

Operation:

- (i) If $Rd \neq Rr$ ($Z = 0$) then $PC \leftarrow PC + k + 1$, else $PC \leftarrow PC + 1$

	Syntax:	Operands:	Program Counter:
(i)	BRNE k	$-64 \leq k \leq +63$	$PC \leftarrow PC + k + 1$ $PC \leftarrow PC + 1$, if condition is false

16-bit Opcode:

1111	01kk	kkkk	k001
------	------	------	------

Status Register (SREG) and Boolean Formula:

I	T	H	S	V	N	Z	C
-	-	-	-	-	-	-	-

Example:

```
        eor    r27,r27 ; Clear r27
loop:   inc    r27     ; Increase r27
        ...
        cpi    r27,5  ; Compare r27 to 5
        brne   loop    ; Branch if r27<>5
        nop                    ; Loop exit (do nothing)
```

Words: 1 (2 bytes)

Cycles: 1 if condition is false
2 if condition is true