


Memory Mapped I/O

KLAUS-PETER ZAUNER

COMP2215: Computer Systems II



$$\mu C = \text{CPU} + \text{Memory} + \text{Hardware Modules}$$



How is Software
connected to
Hardware?

Control registers

Control registers are sets of flip flops which are not only connected for reading and writing: their inputs or outputs are wired into other circuits.



How does the CPU interact with the control registers?

Two methods:

I/O Instructions

- ▶ Instruction set of processor has special I/O commands
- ▶ I/O commands control I/O port registers

Memory Mapped I/O

- ▶ I/O registers have addresses in reserved memory space
- ▶ Memory access

In some CPUs a mix of both methods is used.



How does the CPU interact with the control registers?

Two methods:

I/O Instructions

- ▶ Instruction set of processor has special I/O commands
- ▶ I/O commands control I/O port registers

Memory Mapped I/O

- ▶ I/O registers have addresses in reserved memory space
- ▶ Memory access

In some CPUs a mix of both methods is used.



Special Instructions vs. Memory mapping

- ▶ Size of address space
- ▶ Convenience of access
 - ▶ different addressing modes
- ▶ Size of instruction set
 - ▶ Instruction bits are precious




Special Instructions vs. Memory mapping

- ▶ Size of address space
- ▶ Convenience of access
 - ▶ different addressing modes
- ▶ Size of instruction set
 - ▶ Instruction bits are precious
- ▶ Cache complications!
 - ▶ Input registers will change without instructions from the CPU



AT90USB1286: Address Spaces

0x0000




- ▶ Program Memory: 0x00000 → 0x1FFFF
- ▶ EEPROM: 0x0000 → 0x0FFF

The C programming language assumes a single address space (von Neumann architecture). Workaround: the intended address space is indicated to the linker by a specific big offset.

AT90USB1286: Address Spaces

0x0000




- ▶ Program Memory: 0x00000 → 0x1FFFF
- ▶ EEPROM: 0x0000 → 0x0FFF

The C programming language assumes a single address space (von Neumann architecture). Workaround: the intended address space is indicated to the linker by a specific big offset.



AT90USB1286: Data Memory Map




All hardware modules on the microcontroller are configured by writing to I/O registers.

All communication to and most communication from these modules is facilitated by reading and writing I/O registers.

Note that even the general purpose registers are mapped into memory address space.



AT90USB1286: Data Memory Map



All hardware modules on the microcontroller are configured by writing to I/O registers.

All communication to and most communication from these modules is facilitated by reading and writing I/O registers.

Note that even the general purpose registers are mapped into memory address space.



PORTF – Port F Data Register

Bit	7	6	5	4	3	2	1	0	
	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	PORTF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	0	0	0	0	0	0	0	0	

DDRF – Port F Data Direction Register

Bit	7	6	5	4	3	2	1	0	
	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	DDRF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	0	0	0	0	0	0	0	0	

PINF – Port F Input Pins Address

Bit	7	6	5	4	3	2	1	0	
	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	PINF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

DS, p. 91

- ▶ **PORTF** is mapped to a unique memory address
- ▶ **DDRF** is mapped to a unique memory address
- ▶ **PINF** is mapped to a unique memory address

PORTF – Port F Data Register

Bit	7	6	5	4	3	2	1	0	
	PORTF7	PORTF6	PORTF5	PORTF4	PORTF3	PORTF2	PORTF1	PORTF0	PORTF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	0	0	0	0	0	0	0	0	

DDRF – Port F Data Direction Register

Bit	7	6	5	4	3	2	1	0	
	DDF7	DDF6	DDF5	DDF4	DDF3	DDF2	DDF1	DDF0	DDRF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	0	0	0	0	0	0	0	0	

PINF – Port F Input Pins Address

Bit	7	6	5	4	3	2	1	0	
	PINF7	PINF6	PINF5	PINF4	PINF3	PINF2	PINF1	PINF0	PINF
Read/write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial value	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	

DS, p. 91

`io.h` will include—over several indirections—a set of C-preprocessor `#define` statements that define constant labels (e.g., `DDRF`) for the correct address of that register in the target chip.

Manipulating register bits

- ▶ 8-bit registers \longrightarrow unsigned \Rightarrow Type: `uint8_t`
 - ▶ `stdint.h`: `typedef unsigned char uint8_t`
- ▶ Setting a bit ($=1$):
 - ▶ `DDRB |= _BV(PB7)`
- ▶ Clearing a bit ($=0$):
 - ▶ `DDRB &= ~_BV(PB7)`



avr-libc: avr/io.h

```
96 #ifndef _AVR_IO_H_
97 #define _AVR_IO_H_
98
99 #include <avr/sfr_defs.h>
100
101 #if defined (__AVR_AT94K__)
102 # include <avr/ioat94k.h>
103 #elif defined (__AVR_AT43USB320__)
104 # include <avr/io43u32x.h>
105 #elif defined (__AVR_AT43USB355__)
106 # include <avr/io43u35x.h>
107 #elif defined (__AVR_AT76C711__)
108 # include <avr/io76c711.h>
109 #elif defined (__AVR_AT86RF401__)
110 # include <avr/io86r401.h>
111 #elif defined (__AVR_AT90PWM1__)
112 # include <avr/io90pwm1.h>
113 #elif defined (__AVR_AT90PWM2__)
114 # include <avr/io90pwm2.h>
```

⋮

```
189 #elif defined (__AVR_AT90USB647__)
190 # include <avr/ioub647.h>
191 #elif defined (__AVR_AT90USB1286__)
192 # include <avr/ioub1286.h>
193 #elif defined (__AVR_AT90USB1287__)
194 # include <avr/ioub1287.h>
195 #elif defined (__AVR_ATmega644RFr2__)
```

```
207
208 #define _BV(bit) (1 << (bit))
209
```

avr/sfr_defs.h

avr/ioub1286.h → avr/ioubxx6_7.h

```
219 #define DDRF      _SFR_IO8(0x10)
220 #define DDF7      7
221 #define DDF6      6
222 #define DDF5      5
223 #define DDF4      4
224 #define DDF3      3
225 #define DDF2      2
226 #define DDF1      1
227 #define DDF0      0
228
229 #define PORTF     _SFR_IO8(0x11)
230 #define PF7      7
231 #define PF6      6
232 #define PF5      5
233 #define PF4      4
```

avr/io.h; see also [notes from avr/sfr_defs.h](#) and [avr/portpins.h](#).

