


# Memory Mapped I/O

KLAUS-PETER ZAUNER

COMP2215: Computer Systems II



# $\mu\text{C} = \text{CPU} + \text{Memory} + \text{Hardware Modules}$



How is Software  
connected to  
Hardware?

# Control registers

Control registers are sets of flip flops which are not only connected for reading and writing: their inputs or outputs are wired into other circuits.



# How does the CPU interact with the control registers?

Two methods:

## I/O Instructions

- ▶ Instruction set of processor has special I/O commands
- ▶ I/O commands control I/O port registers

## Memory Mapped I/O

- ▶ I/O registers have addresses in reserved memory space
- ▶ Memory access

In some CPUs a mix of both methods is used.

# How does the CPU interact with the control registers?

Two methods:

## I/O Instructions

- ▶ Instruction set of processor has special I/O commands
- ▶ I/O commands control I/O port registers

## Memory Mapped I/O

- ▶ I/O registers have addresses in reserved memory space
- ▶ Memory access

In some CPUs a mix of both methods is used.

# Special Instructions vs. Memory mapping


- ▶ Size of address space
- ▶ Convenience of access
  - ▶ different addressing modes
- ▶ Size of instruction set
  - ▶ Instruction bits are precious



# Special Instructions vs. Memory mapping

- ▶ Size of address space
- ▶ Convenience of access
  - ▶ different addressing modes
- ▶ Size of instruction set
  - ▶ Instruction bits are precious
- ▶ Cache complications!
  - ▶ Input registers will change without instructions from the CPU


# AT90USB1286: Address Spaces



- ▶ Program Memory:  $0x00000 \rightarrow 0x1FFF$
- ▶ EEPROM:  $0x0000 \rightarrow 0x0FFF$

The C programming language assumes a single address space (von Neumann architecture). Workaround: the intended address space is indicated to the linker by a specific big offset.

# AT90USB1286: Address Spaces



- ▶ Program Memory:  $0x00000 \rightarrow 0x1FFFF$
- ▶ EEPROM:  $0x0000 \rightarrow 0x0FFF$

The C programming language assumes a single address space (von Neumann architecture). Workaround: the intended address space is indicated to the linker by a specific big offset.

# AT90USB1286: Data Memory Map

0x0000 → 0x001F	32 General Registers
0x0020 ↓ 0x005F	64 I/O Registers
0x0060 ↓ 0x00FF	160 Extended I/O Registers
0x0100 ↓ 0x10FF	Internal RAM
0x2100 ↓	External RAM (Display on LaFortuna)

All hardware modules on the microcontroller are configured by writing to I/O registers.

All communication to and most communication from these modules is facilitated by reading and writing I/O registers.

Note that even the general purpose registers are mapped into memory address space.

# AT90USB1286: Data Memory Map

0x0000 → 0x001F	32 General Registers
0x0020 ↓ 0x005F	64 I/O Registers
0x0060 ↓ 0x00FF	160 Extended I/O Registers
0x0100 ↓ 0x10FF	Internal RAM
0x2100 ↓	External RAM (Display on LaFortuna)

All hardware modules on the microcontroller are configured by writing to I/O registers.

All communication to and most communication from these modules is facilitated by reading and writing I/O registers.

Note that even the general purpose registers are mapped into memory address space.

### **PORTRF – Port F Data Register**

Bit	7	6	5	4	3	2	1	0	
	<b>PORTRF7</b>	<b>PORTRF6</b>	<b>PORTRF5</b>	<b>PORTRF4</b>	<b>PORTRF3</b>	<b>PORTRF2</b>	<b>PORTRF1</b>	<b>PORTRF0</b>	<b>PORTRF</b>
Read/write	R/W								
Initial value	0	0	0	0	0	0	0	0	

### **DDRF – Port F Data Direction Register**

Bit	7	6	5	4	3	2	1	0	
	<b>DDRF7</b>	<b>DDRF6</b>	<b>DDRF5</b>	<b>DDRF4</b>	<b>DDRF3</b>	<b>DDRF2</b>	<b>DDRF1</b>	<b>DDRF0</b>	<b>DDRF</b>
Read/write	R/W								
Initial value	0	0	0	0	0	0	0	0	

### **PINF – Port F Input Pins Address**

Bit	7	6	5	4	3	2	1	0	
	<b>PINF7</b>	<b>PINF6</b>	<b>PINF5</b>	<b>PINF4</b>	<b>PINF3</b>	<b>PINF2</b>	<b>PINF1</b>	<b>PINF0</b>	<b>PINF</b>
Read/write	R/W								
Initial value	N/A								

DS, p. 91

- ▶ **PORTRF** is mapped to a unique memory address
- ▶ **DDRF** is mapped to a unique memory address
- ▶ **PINF** is mapped to a unique memory address

## PORTRF – Port F Data Register

Bit	7	6	5	4	3	2	1	0	PORTRF
Read/write	R/W								
Initial value	0	0	0	0	0	0	0	0	

## DDRF – Port F Data Direction Register

Bit	7	6	5	4	3	2	1	0	DDRF
Read/write	R/W								
Initial value	0	0	0	0	0	0	0	0	

## PINF – Port F Input Pins Address

Bit	7	6	5	4	3	2	1	0	PINF
Read/write	R/W								
Initial value	N/A								

DS, p. 91

io.h will include—over several indirections—a set of C-preprocessor #define statements that define constant labels (e.g., DDRF ) for the correct address of that register in the target chip.

# Manipulating register bits

- ▶ 8-bit registers → unsigned ⇒ Type: uint8\_t
  - ▶ stdint.h: `typedef unsigned char uint8_t`
- ▶ Setting a bit (=1):
  - ▶ `DDRB |= _BV(PB7)`
- ▶ Clearing a bit (=0):
  - ▶ `DDRB &= ~_BV(PB7)`

# avr-libc: avr/io.h

```
96 #ifndef _AVR_IO_H_
97 #define _AVR_IO_H_
98
99 #include <avr/sfr_defs.h>
100
101 #if defined (_AVR_AT94K__)
102 # include <avr/ioat94k.h>
103 #elif defined (_AVR_AT43USB320__)
104 # include <avr/io43u32x.h>
105 #elif defined (_AVR_AT43USB355__)
106 # include <avr/io43u35x.h>
107 #elif defined (_AVR_AT76C711__)
108 # include <avr/io76c711.h>
109 #elif defined (_AVR_AT86RF401__)
110 # include <avr/io86rf401.h>
111 #elif defined (_AVR_AT90PWM1__)
112 # include <avr/io90pwml.h>
113 #elif defined (_AVR_AT90PWM2__)
114 # include <avr/io90pwmw.h>
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139 #elif defined (_AVR_AT90USB647__)
140 # include <avr/iousb647.h>
141 #elif defined (_AVR_AT90USB1286__)
142 # include <avr/iousb1286.h>
143 #elif defined (_AVR_AT90USB1287__)
144 # include <avr/iousb1287.h>
145 #elif defined (_AVR_ATmega644FRF2_)
```

```
207
208 #define _BV(bit) (1 << (bit))
209
```

avr/sfr\_defs.h

avr/iousb1286.h → avr/iousbxx6\_7.h

```
219 #define DDRF _SFR_I08(0x10)
220 #define DDF7 7
221 #define DDF6 6
222 #define DDF5 5
223 #define DDF4 4
224 #define DDF3 3
225 #define DDF2 2
226 #define DDF1 1
227 #define DDF0 0
228
229 #define PORTF _SFR_I08(0x11)
230 #define PF7 7
231 #define PF6 6
232 #define PF5 5
233 #define PF4 4
```

avr/io.h; see also notes from

avr/sfr\_defs.h and avr/portpins.h.

