# External Communication of CPU: With vs Without Cache

# 1. Without Cache (Direct Memory Access)

#### Communication Flow:

 $CPU \leftrightarrow Main Memory (RAM)$ 

## Steps:

- 1. CPU requests data (e.g., variable or instruction).
- 2. Memory controller searches for it in main memory (RAM).
- 3. Data is fetched and sent to the CPU.

#### Issues:

- Slow Access Time: RAM access takes more time than the CPU can tolerate.
- Memory Bottleneck: Every access goes through main memory, causing delays.
- **CPU Idle Time:** CPU often waits for data, reducing efficiency.

# 2. With Cache (Modern Approach)

#### Communication Flow:

 $CPU \leftrightarrow Cache \leftrightarrow Main Memory (RAM)$ 

### Cache Hierarchy:

- L1 Cache: Smallest, fastest, located inside the CPU.
- L2 Cache: Larger, slightly slower.
- L3 Cache: Shared among cores, slower than L2.

## Steps on a Data Request:

1. CPU checks **L1 Cache** (fastest).

- If **hit**, data is used immediately.
- If miss, it checks  $L2 \to L3 \to main$  memory.
- 2. If found in memory, data is loaded into the cache for future use.
- 3. Fewer memory accesses improve average performance.

## 3. Comparison Table

Feature	Without Cache	With Cache
Access Speed	Slow (RAM only)	Fast (uses L1/L2/L3 before RAM)
CPU Idle Time	High	Low
Power Consumption	Higher (more RAM access)	Lower (less memory access)
Cost	Cheaper system design	More expensive (cache adds cost)
Hit Rate	N/A	High hit rates improve performance

## 4. Analogy

Imagine the CPU is a chef, and RAM is a warehouse.

- Without Cache: Every time the chef needs an ingredient, he runs to the warehouse.
- With Cache: The chef has a fridge (cache) nearby with frequently used ingredients.

## 5. Unified Memory View with Cache

Even though the system contains both cache and RAM, the CPU sees them as one continuous memory space (e.g., from address M(0) to  $M(2^m - 1)$ ).

This is known as seamless memory abstraction.

## How It Works

- 1. CPU issues a memory request to address M(x).
- 2. Cache controller checks if M(x) is in cache:
  - Cache hit: Data is accessed in 1 clock cycle.
  - Cache miss: Data block is fetched from RAM (many cycles) and stored in cache.
- 3. To the CPU, it always appears as a normal memory access.

## 6. Performance Implications

Operation Source	Clock Cycles	Reason
Cache (L1)	∼1 cycle	Inside CPU, very fast
Main Memory (RAM)	50-200+ cycles	External access, much slower

Conclusion: Cache drastically improves performance, especially when the hit rate is high.

# 7. Example: Visual Walkthrough

Let's say address M(1000) is requested:

- If in cache: return data in 1 cycle.
- If not in cache:
  - Fetch block containing M(1000) from RAM.
  - Load it into cache.
  - CPU then reads it (after initial delay).

To the CPU, it appears as a standard access to M(1000).

## 8. Key Takeaways

- Cache provides faster but transparent memory access.
- CPU treats cache + RAM as one logical address space.
- Performance depends on locality principles:
  - Temporal Locality: Recently used data is likely to be reused.
  - Spatial Locality: Nearby data is likely to be used soon.