CSE-3103: Microprocessor and Microcontroller

Dept. of Computer Science and Engineering University of Dhaka

Prof. Sazzad M.S. Imran, PhD
Dept. of Electrical and Electronic Engineering
sazzadmsi.webnode.com

Basic Architecture of 8086

8086 microprocessor →


2 separate functional units.

Bus Interface Unit (BIU),
 Execution Unit (EU).

employs parallel processing. General

BIU → segment registers,
instruction pointer,
address generation and
bus control logic block,
instruction queue.

EU → general purpose registers,
ALU,
control unit,
instruction register,
flag (or status) register.



Basic Architecture of 8086

Main jobs of BIU →

external bus operations.

instruction fetching,

reading/writing of data/operands for memory,

inputting/outputting of data for peripheral devices.

filling instruction queue.

address generation.

Main jobs of EU \rightarrow


decoding/execution of instructions.

accepts instructions from instruction queue,

data from → general purpose registers, or memory.

generates operand addresses, hands them to BIU. tests and updates status of flags in control register when executing instructions.

waits for instructions from empty instruction queue.



Operations of Instruction Queue

Pipelining procedure saves time \rightarrow

Clock cycle CC7 CC8 CC1 CC2 CC3 CC4 CC₅ CC6 CC9 IEX₁ Without pipelining IF₁ ID₁ IF₂ ID₂ IEX2 IF₃ ID₃ IEX3 With pipelining IF₁ ID₁ IEX₁ IF2 ID₂ IEX2 IEX3 IF₃ ID₃ Time (clock cycles) required for execution of three instructions without pipelining Time (clock cycles) required for execution of three instructions with Saved clock cycles (times) pipelining


IF = Instruction Fetch

ID = Instruction Decode

IEX = Instruction Execution

Operations of Instruction Queue

Queue operation \rightarrow



Registers of 8086

Fourteen 16-bit registers →		16-bit		
		8-bit	8-bit	
Register groups →	AX: Accumulator	AH	AL	
data group →	BX: Base	BH	BL	General
AX, BX, CX, DX.	CX: Count	СН	CL	purpose registers
use bytewise or wordwise. source or destination of operand.	DX: Data	DH	DL	registers
pointers and index group \rightarrow	Stack Pointer	BP		Pointer registers
SP, BP, SI, DI, IP.	Base Pointer			
segment group →	Instruction Pointer			
ES, CS, DS, SS. status and control flag group →	Source Index	SI		Index
single 16-bit flag register.	Destination Index	DI		registers
registers for specific operations →	Status and Control	FLAGS		Status registers
CX = count register in string operations.	Code Segment	C	S	
DX = hold address of I/O port. AX = hold data for I/O operations. BX = hold offset address.	Data Segment			Segment
	Stack Segment			registers
	Extra Segment	E	S	

CPU Registers

64-bit					
	32-bit				
32-bit	16-bit	16-bit			
	10-511	8-bit	8-bit		
RAX	EAX	AH	AL	AX: Accumulator	
RBX	EBX	BH	BL	BX: Base	
RCX	ECX	CH	CL	CX: Count	
RDX	EDX	DH	DL	DX: Data	
RSP	ESP	SP		Stack Pointer	
RBP	EBP	BP		Base Pointer	
RIP	EIP	IP		Instruction Pointer	
RSI	ESI	SI		Source Index	
RDI	EDI	DI		Destination Index	
	EFLAGS	FLAGS		Status and Control	
		CS		Code Segment	
		DS		Data Segment	
R: Register		SS		Stack Segment	
E: Extended		E	S	Extra Segment	