CSE-3103: Microprocessor and Microcontroller

Dept. of Computer Science and Engineering University of Dhaka


Prof. Sazzad M.S. Imran, PhD
Dept. of Electrical and Electronic Engineering
sazzadmsi.webnode.com

Pin Diagram of 8086 Microprocessor

pin 29 →

LOCK signal (MAX mode),
activated by LOCK prefix instruction,
remains active until completion of next instruction.
LOCK = low → all interrupts get masked,
HOLD request is not granted.

pin 30 and 31 \rightarrow $\overline{RQ}/\overline{GT_0}$ = request/grant signals (MAX mode), other processors request CPU to release system bus. when signal is received, CPU sends acknowledgment.



			I	Ву	te-	1					I	Byt	e-2						F	Byt	e-(3					F	Byt	e-4	1					В	yte	-5						В	yte	-6			
7	6	5	5	4	3	2	1	o	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	o	7	6	5 4	4 3	3	2	1	o	7	6	5	4	3 2	2 1	1 ()
OP-CODE D V			W	M	OD	F	RE	G	R	R/1\	⁄I	di	$^{\mathrm{spl}}$	lac	Lo		nt/	da	ta	di	sp	lac		gh ner		dat	ta			Lov	N C	lat	a				I	lig	h (dat	ta	•						

Instruction varies from 1 to 6 bytes.

1st byte \rightarrow

Op-code field (6-bit) \rightarrow

specifies operation to be performed.

Register direction bit (D bit) \rightarrow

register operand specified in byte 2 = source or destination?


 $D = 1 \rightarrow$ destination operand.

 $D = 0 \rightarrow$ source operand.

Data size bit (W bit) \rightarrow

 $W = 0 \rightarrow 8$ -bit operation.

 $W = 1 \rightarrow 16$ -bit operation.



2nd byte \rightarrow

3 fields: MOD (2-bit), R/M (3-bit), REG (3-bit).

3-bit REG field →

identify register for 1st operand, source or destination by D bit in byte-1.

 $D = 1 \rightarrow$ destination operand.

 $D = 0 \rightarrow$ source operand.

8086 operation →

one operand is in memory or both operands are in registers.

REG	W = 0	W = 1
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	СН	BP
110	DH	SI
111	ВН	DI

				Ву	te	-1						I	3yt	e-2						E	Byt	e-(3					I	3yt	e-4	1					В	yte	-5						В	yte	e-6)		
7	6		5	4	3	2	2	1	О	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	o	7	6	5 4	4 3	3 2	2	1	o	7	6	5	4	3	2	1	0
	OP-CODE D			w	M	OD	I	RE	G	F	R/1\	AI.	di	spl	lac	Lo		nt/	da	ta	di	sp	lac		gh ner	ıt/	dat	ta			Lov	N C	lat	a				I	Iig	gh	da	ta							

2nd byte \rightarrow

3 fields: MOD (2-bit), R/M (3-bit), REG (3-bit).

2-bit MOD field →

8086 operation \rightarrow

one operand is in memory or both operands are in registers.

specify 2nd operand is in register or memory? addressing mode is defined by R/M field.

MOD	2nd o	perand										
0 0	Memory addressing w	ithout displacement										
01	Memory addressing w	emory addressing with 8-bit displacement										
10	Memory addressing w	ith 16-bit displacement										
11	Register addressing	$W = 0 \rightarrow 8$ -bit data										
		$W = 1 \rightarrow 16$ -bit data										

			Ву	te	-1					F	Byt	e-2						В	yte	-3	}					I	3yt	e-4	4					Ву	te	-5]	Ву	te-	6		
7	6	5	4	3	2	1	o	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	o	7	6	5	4	3	2	1	0	7	6	5 4	1 3	3 2	2 1	o	7	6	5	4	3	2	1	o
(OP-CODE D W MOD REG R/			2/N	1	di	spl		Lov		t/c	lat	a	di	sp	lac		gh ner		da	ta]	Lov	v d	ata	a				Hi	igh	d	ata	l											

3-bit R/M field \rightarrow

R/M	MOD 00	MOD 01	MOD 10	MOI	D 11	Segment
K/IVI	MOD 00	MODUI	MOD 10	W = 0	W = 1	Register
000	BX+SI	BX+SI+D8	BX+SI+D16	AL	AX	DS
001	BX+DI	BX+DI+D8	BX+DI+D16	CL	CX	DS
010	BP+SI	BP+SI+D8	BP+SI+D16	DL	DX	SS
011	BP+DI	BP+DI+D8	BP+DI+D16	BL	BX	SS
100	SI	SI+D8	SI+D16	AH	SP	DS
101	DI	DI+D8	DI+D16	CH	BP	DS
110	*D16 [DS]	BP+D8 [SS]	BP+D16 [SS]	DH	SI	DS or SS
111	BX	BX+D8	BX+D16	ВН	DI	DS

^{*}direct addressing

Two exceptions →

1) Direct memory to memory data transfer is not allowed.

AX is used as intermediate stage of data.

example \rightarrow

MOV [DI], [SI] is not allowed.

this must be done as \rightarrow

MOV AH, [SI]

MOV [DI], AH

2) DS register cannot be loaded directly by data segment address.

Operation is done as \rightarrow

MOV AX, DS ADDR ; AX is loaded with initial address of DS

MOV DS, AX ; DS register is loaded with AX

Address Capability and Memory Map of 8086

```
8086 microprocessor \Rightarrow address bus = 20 bit, address 2^{20} = 1 MB of different memory locations. memory address = 00000H to FFFFFH.
```


```
Total memory space →

blocks = 16,
each block →


2^{16} = 64 \text{ kB [16-bit register].}
most significant hex digit increases by 1.
```

Reserved locations → future hardware and software needs.

Dedicated locations → specific system interrupts, reset functions.



Memory Segmentation of 8086



Different memory segmentations of 8086 →

- 1) continuous,
- 2) partially overlapped,
- 3) fully overlapped,
- 4) disjointed.

Memory Segmentation of 8086

1 MB memory = 16 segments. each segment = 2^{16} = 64 kB [16-bit register].

4 segments can be active at any given instant of time \rightarrow

Memory segment = 2 ¹⁶ = 64 kB	*Corresponding segment register = 16 bits	Content/uses of memory segment
Code segment	Code Segment Register (CS)	instruction codes of program
Data segment	Data Segment Register (DS)	data, variables, constants
Stack segment	Stack Segment Register (SS)	interrupt and subroutine return addresses
Extra segment	Extra Segment Register (ES)	destination of data for string instructions

^{*}Segment register ← starting address of particular memory segment

Maximum size of active memory \rightarrow 64×4 = 256 kB.

program storage \rightarrow 64 kB in CS stack \rightarrow 64 kB in SS.

data storage \rightarrow 128 kB in DS and ES.