

# DIGISIM PS-1 PART 2

## EXPLANATION

Team Members:


1) Name – Mehul Kumar Sahoo

Email – [mehul.kumarsahoo.ece21@itbhu.ac.in](mailto:mehul.kumarsahoo.ece21@itbhu.ac.in)


2) Name – Vaibhav Bansal

Email – [vaibhav.bansal.ece21@itbhu.ac.in](mailto:vaibhav.bansal.ece21@itbhu.ac.in)

Circuit Diagram:




EXPLANATION:






- Next, we have used an AND gate and a flip flop so that when the address of the next node is 255, we can reverse or stop the circuit.




- Then, we used a 5-bit register to store the address of the node where the minimum data is found. Also, we have used the comparator to find the minimum value of the address in case minimum data is found at two addresses.
- We also made a 5-bit BINARY TO BCD converter to display the output binary numbers in BCD (Made using K-Map).



- We also made an 8-bit BINARY to BCD converter using a BCD counter to display the minimum time spent at a ghat on 7 segment display (Picture on next page). (Though it takes more time to display the final answer but it is cost effective)





### Components used in Circuit:

1. ROM (2732) – 1
2. Clock – 1
3. 4-bit Magnitude Comparator (7485) – 3
4. 4-bit Universal Shift Register (74179) – 4
5. 4-Counter (74161) – 5
6. 4-bit Binary Adder (74283) – 1
7. D Flip Flop (7474) – 6
8. 3 Input AND Gates – 9
9. 3 Input NAND Gates – 1
10. 3 Input OR Gates – 3
11. 2 Input AND Gates – 65
12. 2 Input NAND Gates – 3
13. 2 Input OR Gates – 28
14. NOT Gates – 13
15. 2 Input XOR Gates – 1
16. 2 Input XNOR Gates – 10

Total Cost of Circuit: 161.6