
instr	BrEq	BrLt	Cond	ImmSel	BrIn	Addr	OpSel	ALUSel	MemRW	RegWEn	WBSel
(R-R op)	X	X	+4	X	X	Reg	Reg	[Op]	R	1	ALU
addi				I				Add			
lw	X	X	+4	I	X	Reg	Imm	Add	R	1	Mem
sw	X	X	+4	S	X	Reg	Imm	Add	W	0	X
beq				B	X	PC	Imm	Add	R	0	X
	1	X	ALU								
bne				B	X	PC	Imm	Add	R	0	X
	1	X	ALU								
bit	X	1	ALU								
bltu	X	1									
jalu	X	X	ALU	I	X	Reg	Imm	Add	R	1	PC+4
jalc	X	X	ALU	S	X	PC	Imm				PC+4
auipc	X	X	+4	V	X	PC	Imm				ALU

$\text{Instr. Latency} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Time}}{\text{Cycle}}$
 1st term determined by ISA, compiler, code
 2nd by microarchitecture, ISA complexity
 3rd by [], critical path
Hazards:
 Pipelining n-stages reduces critical path, allowing higher clk freq. & n, yet throughput may scale $\propto \frac{1}{n}$ due to dependencies/hazards
 1) structural. Required resource (hardware) is already in-use
 - Resolved by duplicating/partitioning hardware
 - Commonly avoided in RISC-V
 2) Data. Dependency between instructions
 - Must wait/stall/spin 'til prior inst. reads/writes
 - Resolved w/ forwarding (select val ahead, rather than from reg)
 3) Control. Flow of execution depends on prior instructions (i.e. branch)
 - Branch determination in X-stage; after then we read correct instr. but stages must be flushed (no-ops) and next instr. begins fetch during branch wb
 - Bad pred: WB & IF (at label)
 - Correct #: Sequentially greedy notes okay

Pipelining Diagram Rules:
 • Double-pump allows write sync. and read w-sync (new val) in same cycle
 ↳ Data dep: WB & ID simultaneously
 • Forwarding:
 - WB → ALU: WB & EX simultaneously
 - Branches must still stall
 - ALU reg → ALU: M & EX simultaneously
 • Reg file in IF ⇒ data dep fixed by stalling in IF stage; similarly if Reg file in EX stage.

• Store word: $\text{Mem}[\text{reg}[rs1] + \text{imm}] = \text{reg}[rs2]$
 • IF bitu xA xB is executed and $\text{PC} = x40$, new $\text{PC} = x40 + ((s \gg 1) \ll 1) = x44$

Verilog

- Defaults to unsigned types
 • $\text{reg}[31:0]$ mem[7:0] has 8, 32-bit bits
 e.g. mem[2] is third 32-bit elt
 • reg cannot be input; can't follow assign
 "always LHS in 'always' block
 always @* begin
 $q_1 = d_1;$ $q_2 = q_1;$ $q_3 = q_2;$
 $q_2 = q_1;$ $q_1 = d_1;$
 $q_3 = q_2;$
 end
 sequential assignment & when block
 • latches take on value during whole high period of clk, not just on rising edge like flip-flop

Synthesis takes in source code (behavioral RTL) & constraints (i.e. clk freq, area). First, elaboration occurs, unrolling generates etc. before being mapped to generic logic gates. These are then converted to technology-specific gates determined by the PDK library and reports (timing, power, area) are generated. Gate-level verilog is our final output, with delays between gates/gate capacitance loads etc.

Place-and-Route takes in this netlist from synth. and constraints & PDK. Floorplanning first allocates area for IO ring, die area, power straps. Clock Tree Synthesis balances clk skew, fixes setup & hold timing. Again timing can be met, routing is logical and parasitics/delays more accurately accounted for for final refinement.

Implementations:

- 1) Full custom: hand-drawn transistor layout.
 - High non-recurring engineering costs; time consuming layout iterations
 - Common for analog; I/O, memory arrays (digital)
- 2) Standard Cells: logic gates + "macro" automatically placed + routed.
 - Reduced NRE due to automation
 - Typically 10x performance; 10x less power w/rt FPGA
- 3) Gate Array: Pre-Fab. wafer, customizable routing of gates.
 - Shifts design + mask NRE costs to vendor
 - Often include special circuits, RAMs/USRs/PCUs
 - Relatively low silicon efficiency ⇒ higher cost per port

with jump: when j is in WB, [label]'s instr. is in IF stage

