

Local Memory Bus (LMB) V10 (v2.00.a)

DS445 March 1, 2011 Product Specification

Introduction

The LMB V10 module is used as the LMB interconnect for Xilinx® FPGA-based embedded processor systems. The LMB is a fast, local bus for connecting the MicroBlazeTM processor instruction and data ports to high-speed peripherals, primarily on-chip block RAM (BRAM).

Features

- Efficient, single master bus (requires no arbiter)
- Separate read and write data buses
- Low FPGA resource utilization

LogiCORE™ Facts				
Core Specifics				
Supported Device Family	Spartan-3, Spartan-3A/3A DSP, Spartan-3E, Automotive Spartan 3/3E/3A/3A DSP, Spartan [®] -6 Virtex-4/4Q/4QV, Virtex-5/5FX, Virtex [®] -6			
Resources Used	Slices	LUTs	FFs	Block RAMs
	N/A	N/A	N/A	N/A
Provided with Core				
Documentation	Product Specification			
Design File Formats	VHDL			
Constraints File	N/A			
Verification	N/A			
Instantiation Template	N/A			
Design Tool Requirements				
Xilinx Implementation Tools				ISE® 13.1
Verification	Mentor Graphics ModelSim: v6.5c and above			
Simulation	Mentor Graphics ModelSim: v6.5.c and above			
Synthesis	ISE® 13.1			
Support				
Provided by Xilinx, Inc.				



Functional Description

A MicroBlaze processor system using two LMB V10 modules is shown in Figure 1. This system illustrates the use of both I and D side LMB buses connecting to a dual-ported BRAM Block via separate LMB BRAM interface controllers..




Figure 1: MicroBlaze Processor System Using Two LMB V10 Modules

LMB V10 Module I/O Signals

The I/O ports for the LMB V10 module are listed in Table 1.

Table 1: LMB V10 Module I/O Ports

Port Name	MSB:LSB	I/O	Description
LMB_CLK		I	LMB Clock
SYS_Rst		I	External System Reset
LMB_Rst		0	LMB Reset
M_ABus	0:C_LMB_AWIDTH-1	I	Master Address Bus
M_ReadStrobe		I	Master Read Strobe
M_WriteStrobe		I	Master Write Strobe
M_AddrStrobe		I	Master Address Strobe
M_DBus	0:C_LMB_DWIDTH-1	I	Master Databus
M_BE	0:C_LMB_DWIDTH/8-1	I	Master Byte Enables
SI_DBus	0:C_LMB_DWIDTH*C_LMB_ NUM_SLAVES-1	I	Slave Data Bus
SI_Ready	0:C_LMB_NUM_SLAVES-1	I	Slave Data Ready
SI_Wait	0:C_LMB_NUM_SLAVES-1	I	Slave Data Wait



Table 1: LMB V10 Module I/O Ports (Cont'd)

Port Name	MSB:LSB	I/O	Description
SI_UE	0:C_LMB_NUM_SLAVES-1	I	Slave Uncorrectable Data Error
SI_CE	0:C_LMB_NUM_SLAVES-1	I	Slave Correctable Data Error
LMB_ABus	0:C_LMB_AWIDTH-1	0	LMB Address Bus
LMB_ReadStrobe		0	LMB Read Strobe
LMB_WriteStrobe		0	LMB Write Strobe
LMB_AddrStrobe		0	LMB Address Strobe
LMB_ReadDBus	0:C_LMB_DWIDTH-1	0	LMB Read Data Bus
LMB_WriteDBus	0:C_LMB_DWIDTH-1	0	LMB Write Data Bus
LMB_Ready		0	LMB Data Ready
LMB_Wait		0	LMB Data Wait
LMB_UE		0	LMB Uncorrectable Data Error
LMB_CE		0	LMB Correctable Data Error
LMB_BE	0:C_LMB_DWIDTH/8-1	0	LMB Byte Enables

LMB Memory Bus Parameters

Table 2: LMB_V10 Design Parameters

Parameter Name	Feature/Description	Allowable Values	Default Value	VHDL Type
C_LMB_NUM_SLAVES	Number of LMB Slaves	1–16	4	integer
C_LMB_AWIDTH	LMB Address Bus Width	32	32	integer
C_LMB_DWIDTH	LMB Data Bus Width	32	32	integer
C_EXT_RESET_HIGH	Level of external reset	0 = Active Low reset 1 = Active High reset	1	integer

Allowable Parameter Combinations

There are no restrictions on parameter combinations.

Parameter - Port Dependencies

The LMB V10 module parameter-port dependencies are listed in Table 3.

Table 3: Parameter-Port Dependencies

Parameter Name	Ports (Port width depends on parameter)
C_LMB_NUM_SLAVES	SI_DBus, SI_Ready. SI_Wait, SI_UE, SI_CE
C_LMB_AWIDTH	M_ABus, LMB_ABus
C_LMB_DWIDTH	M_DBus, M_BE, SI_DWIDTH, LMB_ReadDBus, LMB_WriteDBus, LMB_BE
C_EXT_RESET_HIGH	none



Design Implementation

Design Tools

The LMB V10 module design is hand written.

The NGC netlist output from XST is then input to the Xilinx Alliance tool suite for actual device implementation.

Target Technology

The target technology is an FPGA listed in the Supported Device Family field of the LogiCORE Facts table.

Support

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Reference Documents

None.

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
09/12/02	1.0	Initial Xilinx release.
01/07/03	1.2	Update for SP3.
07/08/03	1.3	Update to new template.
01/26/04	1.4	Updates to TM and copyright.
08/13/04	1.5	Updated for Gmm; updated content format, reviewed and updated trademarks and supported device family listing.
4/4/05	1.6	Updated for EDK 7.1.1 SP1 release; updated trademarks and supported device listing.
8/24/05	1.7	Converted to new DS template.
12/1/05	1.8	Added Spartan®-3E to supported device listing.
2/22/06	1.9	Updated supported devices listing and design tool requirements. Deleted 125 MHz operation bullet from Features section.
4/24/09	2.0	Replaced references to supported device families and tool name(s) with hyperlinks to PDF files; Updated trademark information.
03/01/11	2.1	v2.00.a release



Notice of Disclaimer

Xilinx is providing this design, code, or information (collectively, the "Information") to you "AS-IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.