
btn_c
btn_l
btn_r
btn_up
rmii_crs_dv
clk
rst_n
rmii_rxd[1:0]
clk50_gen
clk_in1
resetn
clk_out1
locked
clk_wiz_0
sys_rst_n_i
I0
I1
O
RTL_AND
udp_filter
clk
data_out[7:0]
last_out
rst_n
valid_out
pixel_data[7:0]
pixel_valid
eth_udp_payload_filter
wr_manager
clk
in_valid
pixel_in[7:0]
rst_n
addr_out[15:0]
data_out[7:0]
frame_done
sram_we
write_manager
sram_in_inst
clk
din[7:0]
raddr[15:0]
waddr[15:0]
we
dout[7:0]
sram_32bit
write_manager_inst
calc_done
clk
data_in[7:0]
rst_n
valid_in
data_out[7:0]
ready_in
wen
wr_addr[15:0]
write_manager_dsp
sram_out_inst
clk
din[7:0]
raddr[15:0]
waddr[15:0]
we
dout[7:0]
sram_32bit
read_manager_dsp_inst
clk
rd_data[7:0]
ready_out
rst_n
start
data_out[7:0]
rd_addr[15:0]
valid_out
read_manager_dsp
Conv_Inst
clk
in_valid
out_ready
pixel_in[7:0]
rst_n
calc_done
in_ready
out_valid
pixel_out[7:0]
ImageConv
packet_reader
clk
V=X"00010000" img_size_i[31:0]
rdata[7:0]
ready_in
rst_n
start
data_out[7:0]
last_out
raddr[15:0]
valid_out
sram_to_uart_packet_manager
ethernet_core
clk50
data_in[7:0]
last_in
ready_out
rmii_crs_dv
rmii_rxd[1:0]
rst_n
valid_in
data_out[7:0]
last_out
ready_in
rmii_tx_en
rmii_txd[1:0]
valid_out
ethernet_mac
phy_rst_cnt_i
S=1'b0 I0
S=default I1
S
O
RTL_MUX
phy_rst_cnt_reg[19:0]
CLR
C
CE
D
Q
RTL_REG_ASYNC
phy_rst_cnt0_i
I1
I0[19:0]
O[19:0]
RTL_ADD
phy_rst_cnt1_i
I0[19:0]
O
RTL_REDUCTION_AND
eth_rstn_reg
CLR
C
CE
D
Q
RTL_REG_ASYNC
u_refclk_fwd
C
CE
D1
D2
R
S
Q
ODDR
anodes[7:0]
cathodes_out[6:0]
led_arr[15:0]
led1_green
led2_blue
rmii_tx_en
rmii_txd[1:0]
eth_rstn
eth_refclk