## wave forms




Figure 1: TB SIGNALS




Figure 2: ALU signals




Figure 3: RX\_CLOCK\_DIVIDER signals




Figure 8: PULSE GENERATOR AND PRESCALE MUX signals




Figure 9: register file signals




Figure 10: reference clock Reset synchronizer signals




Figure 11: UART clock Reset synchronizer signals





Figure 11: SYSTEM CONTROL Signals






Figure 17: FIFO BUFFER




Figure 18: register file memory

## TRANSCRIPT

```
VSBMIND TUN - All
| remet assertion | |
| re
```