Final Project

Project (1)-FIFO:

1. Verification plan

- a) Asynchronous Reset functionality.
- b)Testing writing operation by checking memory.
- c) Testing reading operation by monitoring the data out.
- d)Testing if no operation if the data_out stayed stable or not
- e)Testing the combinational flags assertions and de-assertions in the specified scenarios for each one.

Note:

Inside coverage class triggering coverage process takes place only at high reset to avoid meaningless coverage.

2. Verification Document

1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	Incase of Reset_n assertion all flags will be low except empty flag will be high also data_out should remain the same	Randomization under constraints that reset_n is high most of the time	No specific coverpoint for this point	Output Checked against golden model and assertions labeled from P1 to P7
3	FIFO_2	Incase the write enable is active and the fifo is not full the data_in should be stored in the memory at wr_ptr and assert write acknowledge with wr_ptr increment	Randomization under constraints that the write enable is high most of the time	Covered mainly by two cross coverpoints called full_cp and wr_ack_cp	Output Checked against golden model and assertions labeled P14 ,P15 and P16
4	FIFO_3	Incase the write enable is active and the fifo is full the overflow flag should be high and the write acknowledge is low indicating a failed writing operation	No Randomization specified for this point	Included in a coverpoint full_cp and overflow_cp	Output Checked against golden model and assertion labeled P12
5	FIFO_4	Incase the read enable is active and the fifo is not empty the data_out should be read from the memory at rd_ptr then increment rd_prt	Randomization for read enable to be low more often than high	No specific coverpoint for this point	Output Checked against golden model and assertions labeled P17 & P18

6	FIFO_5	Incase the read enable is active and the fifo is empty the data_out should remain the same then underflow flag will be high	No Randomization specified for this point	Covered by cross coverpoint called underflow_cp	Output Checked against golden model and assertion labeled P13
7	FIFO_6	Incase the no of items in the fifo became equal to the whole fifo depth the full flag should be high	No Randomization specified for this point	Included in a coverpoint full_cp	Output Checked against golden model and assertion labeled P8
8	FIFO_7	If there is only one slot left in the fifo the almostfull flag should be high	No Randomization specified for this point	Included in a coverpoint almostfull_cp	Output Checked against golden model and assertion labeled P10
9	FIFO_8	Incase the no of items in the fifo became zero the empty flag should be high	No Randomization specified for this point	Included in a coverpoint empty_cp	Output Checked against golden model and assertion labeled P9
10	FIFO_9	If there is only one slot written into in the fifo the almostempty flag should be high	No Randomization specified for this point	Included in a coverpoint almostempty_cp	Output Checked against golden model and assertion labeled P11

3. Coverage reports:

Coverage Report by instance with details
=== Instance: /\FIFO TOP#dut
=== Design Unit: work.FIFO

Assertion Coverage:

Assertions		19	19	0	100.00%
Name	File(Line)			Failure Count	Pass Count
/\FIFO_TOP#dut /P1 /\FIFO_TOP#dut /P2 /\FIFO_TOP#dut /P3 /\FIFO_TOP#dut /P4 /\FIFO_TOP#dut /P5 /\FIFO_TOP#dut /P6 /\FIFO_TOP#dut /P7 /\FIFO_TOP#dut /P8 /\FIFO_TOP#dut /P9 /\FIFO_TOP#dut /P1 /\FIFO_TOP#dut /P10 /\FIFO_TOP#dut /P11 /\FIFO_TOP#dut /P12 /\FIFO_TOP#dut /P13 /\FIFO_TOP#dut /P14 /\FIFO_TOP#dut /P15 /\FIFO_TOP#dut /P15 /\FIFO_TOP#dut /P16	FIF0.sv(77) FIF0.sv(78)			0 0 0 0 0 0 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1
/\FIFO_TOP#dut /P17 /\FIFO_TOP#dut /P18	• •			0 0	1 1

Branch Coverage:					
Enabled Coverage	Bins		Misses	Coverage	
Branches	41	41	0	100.00%	
	=====Branch	Details====			
Condition Coverage:					
Enabled Coverage		Covered		_	
Conditions	16			100.00%	
=======================================	=====Conditi	on Details=			
Directive Coverage:					
Directives	8	8	0 100	.00%	
DIRECTIVE COVERAGE:					
Name	Uni	t UnitType	2		Hits Status
/\FIFO_TOP#dut_/C12				F0.sv(84)	1247 Covered
/\FIFO_TOP#dut /C13	FIF	_		F0.sv(85)	
/\FIFO_TOP#dut /C14	FIF	O Verilog	SVA FI	F0.sv(86)	3483 Covered
/\FIFO_TOP#dut /C15	FIF	O Verilog	SVA FI	F0.sv(87)	1260 Covered
/\FIFO_TOP#dut /C16	FIF	_			1260 Covered
/\FIFO_TOP#dut /C17	FIF	_			427 Covered
/\FIFO_TOP#dut /C18	FIF	_		• •	427 Covered
/\FIFO_TOP#dut /C19	FIF	0 Verilog	SVA FI	F0.sv(91)	1769 Covered
Statement Coverage:	Di		C		
Enabled Coverage	Bins	Hits Miss	ses Cove	rage	
Statements	30	30	0 100	.00%	
=======================================	==Statement De	tails=====			=====
Toggle Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverage	
Toggles	12	12	0	100.00%	
	=====Toggle D	etails====		=======	======

Total Coverage By Instance (filtered view): 100.00%

> Function Coverage:


F Name	Class Type	Coverage	Goal	% of Goal	Status	Included
/second_pack/FIFO_coverage		100.00%				
☐- ☐ TYPE mycovergroup		100.00%	100	100.00		■ 🗸
<u>→</u> - <u> </u>		100.00%	100	100.00		
<u> </u>		100.00%	100	100.00		
<u> </u>		100.00%	100	100.00		■ 🗸
<u> </u>		100.00%	100	100.00		■ 🗸
<u> </u>		100.00%	100	100.00		■ 🗸
<u>→</u> <u> I CVP</u> mycovergroup::Underflow_flag		100.00%	100	100.00		■ 🗸
<u>→</u> <u> </u>		100.00%	100	100.00		■ 🗸
±- _ CVP mycovergroup::{#F_cvg_txn.almostempty		100.00%	100	100.00		■ 🗸
<u>+</u> - <u>I</u> CVP mycovergroup::{#F_cvg_txn.almostfull1		100.00%	100	100.00		■ 🗸
<u> </u>		100.00%	100	100.00		■ 🗸
<u>+</u> - <u> </u>		100.00%	100	100.00		■ 🗸
		100.00%	100	100.00		
☐ CROSS mycovergroup::almost_empty_cp		100.00%	100	100.00		■ 🗸
■ CROSS mycovergroup::overflow_cp		100.00%	100	100.00		■ 🗸
☐ CROSS mycovergroup::underflow_cp		100.00%	100	100.00		
☐ CROSS mycovergroup::wr_ack_cp		100.00%	100	100.00		■ 🗸

> Assertion Coverage:

▼ Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads ATV	Assertion Expression	Indu
▲ /FIFO_TOP/dut/P1	Immediate	SVA	on	0	1	-	-	-		off	assert (filo.full===0)	1
▲ /FIFO_TOP/dut/P2	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.empty===1)	1
▲ /FIFO_TOP/dut/P3	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.almostfull===0)	√
▲ /FIFO_TOP/dut/P4	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.almostempty===0)	1
/FIFO_TOP/dut/P5	Immediate	SVA	on	0	1		-	-	-	off	assert (filo.overflow===0)	√
▲ /FIFO_TOP/dut/P6	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.underflow===0)	√
▲ /FIFO_TOP/dut/P7	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.wr_ack===0)	1
▲ /FIFO_TOP/dut/P8	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.full===1)	1
/FIFO_TOP/dut/P9	Immediate	SVA	on	0	1		-	-	-	off	assert (filo.empty===1)	✓
▲ /FIFO_TOP/dut/P10	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.almostfull===1)	√
▲ /FIFO_TOP/dut/P11	Immediate	SVA	on	0	1	-	-	-	-	off	assert (filo.almostempty===1)	1
	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable .	🗸
→ /FIFO_TOP/dut/P13	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable	✔
→ /FIFO_TOP/dut/P14	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable	🗸
→ /FIFO_TOP/dut/P15	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable .	🗸
→ /FIFO_TOP/dut/P16	Concurrent	SVA	on	0	1		0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable .	✔
→ /FIFO_TOP/dut/P17	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable	🗸
	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable .	
→ /FIFO_TOP/dut/P19	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0 off	assert(@(posedge filo.clk) disable .	
▲ /FIFO_TOP/tb/#ublk#178839128#14/	. Immediate	SVA	on	0	1		-	-		off	assert (randomize())	1

4. Bugs report:


a) Almostfull flag is assigned high when count = (depth-2) not depth-1 causing it to be high way too early.




Snippet shows the false positive of the almost flag Msgs dk rd_en empty almostfull 1'h0 almostempty 1'h0 1'h0 16'h8877 515f 4433 8877 22de +- data out 16'h0553 6f38 0553 → count 4h7 6 +- scoreboard @FIFO_scoreboa.. @FIFO scoreboard@1 16'h3395 16'hcdfc... 3395 cdfc 0553... 3395 cdfc 055... 3395 cdfc 0553... ■ A P1 INACTIVE INACTIVE INACTIVE INACTIVE INACTIVE <u>+</u> ▲ P9 <u>+</u> ▲ P10 FAIL ₽ A P11 INACTIVE

Snippet shows the false negative of the almost flag


b) During asserted reset if the previous write acknowledge flag was high, it remains high giving a false high signal.



c) Also, before asserting reset if overflow flag was high, it will remain unchanged after asserting reset.



d) During active reset if the read enable signal is high then the underflow flag will be falsely high.



- e) Incase FIFO is full and both of the write and read enable are high from my understanding of the specs it should reject write operation because it is full (wr_ack =0, overflow=1) but it will perform the read operation as the two operations run in parallel.
- f) Incase FIFO is empty and both of the write and read enable are high it should reject read operation because it is empty (underflow=1) but it will perform the write operation.

Note:

Combinational flags (full, almostfull, almostempty, empty) implemented with assign statements which gets triggered when count is updated but the problem is that this count gets updated sequentially with the clock positive edge clock so as a result those flags are updated sequentially.

5. Code snippets

a) First Package:

```
package first pack;
        parameter FIFO WIDTH = 16;
        parameter FIFO DEPTH = 8;
        localparam max fifo addr = $clog2(FIFO DEPTH);
        class FIFO transaction ;
            rand logic wr en,rd en,rst n;
            rand logic [FIFO WIDTH-1:0] data in;
11
            logic [FIFO WIDTH-1:0] data out ;
14
            logic full,empty,almostfull,almostempty,wr ack,overflow,underflow;
            integer count ;
            integer WR EN ON DIST =70;
19
            integer RD EN ON DIST =30;
21
            constraint rst c
                rst n dist \{0:=3, 1:=97\};
             constraint write more
                 wr en dist {0:=(100-WR EN ON DIST) , 1:= WR EN ON DIST} ;
29
31
             constraint read less
                 rd en dist {0:=(100-RD EN ON DIST), 1:= RD EN ON DIST};
34
         endclass
    endpackage
```

b) Second package:

```
package second pack;
       import first pack ::*;
           class FIFO_coverage ;
              FIFO_transaction F_cvg_txn;
              covergroup mycovergroup;
                  write: coverpoint F_cvg_txn.wr_en ;
                  read: coverpoint F_cvg_txn.rd_en ;
                  Full_flag: coverpoint F_cvg_txn.full ;
12
                  Overflow_flag: coverpoint F_cvg_txn.overflow ;
                  Empty_flag: coverpoint F_cvg_txn.empty ;
                  Underflow flag: coverpoint F cvg txn.underflow ;
                  Write_ack: coverpoint F_cvg_txn.wr_ack ;
              //Ignored some impossibe cases to happen for example getting FIFO full while reading
                  full_cp :cross write,read,Full_flag
                      ignore_bins imp_case_1 = binsof(Full_flag ) intersect {1} &&
                                            binsof(read) intersect {1};
                  empty_cp: cross write, read,Empty_flag
                      ignore_bins imp_case_2 = binsof(Empty_flag ) intersect {1} &&
                                            binsof(write) intersect {1};
                      almostfull_cp: cross write, read, F_cvg_txn.almostfull;
                      almost_empty_cp: cross write, read ,F_cvg_txn.almostempty ;
                     overflow_cp: cross write,read,Overflow_flag
                          ignore bins imp case 3 = binsof(Overflow flag) intersect {1} &&
                                                  binsof(write) intersect {0};
                      underflow_cp: cross write, read,Underflow_flag
44
                          binsof(read) intersect {0};
47
                      wr_ack_cp: cross write,read,Write_ack
                          ignore_bins imp_case_5 = binsof(Write_ack ) intersect {1} &&
                                                  binsof(write) intersect {0};
                 endgroup
```

```
function void sample data(FIFO transaction F txn);
                      F_{cvg_txn} = F_{txn}
61
62
                      if(F_cvg_txn.rst_n)
                          mycovergroup.sample();
                  endfunction
65
                  function new ();
67
                      mycovergroup = new() ;
70
                  endfunction
71
72
             endclass
     endpackage
74
```

c) Third package:

```
package third_pack ;
   class FIFO_scoreboard;
        logic [FIF0_WIDTH-1:0] data_out_ref;
        logic full_ref,empty_ref,almostfull_ref,almostempty_ref,overflow_ref,underflow_ref,wr_ack_ref ;
        logic [max_fifo_addr-1:0] rd_ptr_exp,wr_ptr_exp;
        logic [max_fifo_addr:0] count_exp ;
        reg [FIFO_WIDTH-1:0] memo_expected [FIFO_DEPTH-1:0] ;
        function void check_data(FIFO_transaction obj );
            refrence_model(obj);
            if(data_out_ref!== obj.data_out || full_ref!==obj.full || empty_ref!==obj.empty
                 almostfull_ref!==obj.almostfull ||overflow_ref!==obj.overflow
                ||underflow_ref!==obj.underflow ||wr_ack_ref!==obj.wr_ack) begin
                error_count=error_count+1;
                if(data_out_ref!== obj.data_out) begin
                    $display("ERROR IN DATA OUT AT TIME:%t ---EXPECTED: %h ---ACTUAL:%h",$time,data_out_ref,obj.data_out);
                end
```

```
function void refrence_model(FIFO_transaction obj);
67
69
                  if(!obj.rst_n) begin
70
                      wr_ptr_exp=0;
71
                      rd_ptr_exp=0;
72
                      count exp=0;
73
                      wr_ack_ref =0;
                      overflow_ref =0;
75
                      underflow ref =0;
76
77
                  end
78
                  else begin
79
                       fork
                           begin
81
                               //writing operation block
82
                               if(obj.wr_en) begin
83
                                    if(count exp<8) begin
84
                                        memo_expected[wr_ptr_exp]=obj.data_in ;
85
                                        wr_ptr_exp=wr_ptr_exp+1;
86
                                        overflow_ref =0;
87
                                        wr_ack_ref=1;
                                   end
89
                                    else begin
90
                                        overflow ref=1;
                                        wr_ack_ref =0;
                                    end
93
                               end
                               else begin
95
                                   overflow_ref =0;
                                   wr_ack_ref=0;
96
97
                               end
                           end
```

```
begin
                                 //reading operation block
                                 if(obj.rd_en)begin
                                     if(count_exp>0) begin
                                          data_out_ref= memo_expected[rd_ptr_exp] ;
                                          rd_ptr_exp=rd_ptr_exp+1;
                                          underflow_ref =0;
                                     end
                                     else
                                          underflow_ref=1;
110
                                 end
112
                                     underflow_ref=0;
113
                                 end
                            end
115
116
                            begin
                                 //Count update block
118
                                 case({obj.wr_en ,obj.rd_en})
119
120
                                     2'b01 : if(!empty_ref)
                                          count_exp=count_exp-1;
                                     2'b10 : if(!full_ref)
                                          count_exp=count_exp+1;
                                     2'b11: if(full_ref)
125
                                          count_exp=count_exp-1;
                                              else if(empty_ref)
127
                                          count_exp=count_exp+1;
128
129
                                 endcase
                        join
132
                     //Expected flags assignments
                     if(count_exp==FIF0_DEPTH)
136 ▼
                         full_ref=1;
138 ▼
                         full_ref=0;
                     if(count exp==0)
                         empty_ref=1;
                         empty_ref=0;
146 ▼
                     if(count_exp==FIF0_DEPTH-1)
                         almostfull_ref=1;
148 ▼
                         almostfull_ref=0;
                     if(count_exp==1)
                         almostempty_ref=1;
153 ▼
                         almostempty_ref=0;
             endfunction
158 ▼
              function new();
                 error_count =0;
                 correct_count =0;
              endfunction
         endclass
```

d) Monitor module:

```
import first_pack ::*;
     import second pack ::*;
     import third pack ::*;
     import shared pkg::*;
 7 ▼ module monitor(FIFO_if.MONITOR filo);
         FIFO transaction trans=new();
         FIFO coverage coverage=new();
11
         FIFO scoreboard scoreboard=new() ;
12
13 ▼
         //initial begin
14 ▼
             always @(negedge filo.clk) begin
15
                 trans.wr en =filo.wr en;
17
                 trans.rd en =filo.rd en;
                 trans.rst n =filo.rst n;
                 trans.data in =filo.data in;
                 trans.data out =filo.data out;
21
                 trans.full =filo.full;
22
                 trans.empty=filo.empty;
23
                 trans.almostfull=filo.almostfull;
                 trans.almostempty= filo.almostempty;
25
                 trans.wr ack =filo.wr ack;
                 trans.overflow=filo.overflow;
                 trans.underflow=filo.underflow;
27
```

e) Testbench:

```
import first_pack ::*;
     import shared_pkg::*;
     module testbench (FIFO_if.TEST filo);
 5
         localparam TESTS_no =10000;
         FIFO_transaction obj=new();
         initial begin
10 ▼
             filo.rst_n =0;
11
12
14 ▼
             repeat (TESTS_no) begin
15
                  @(negedge filo.clk);
16
17
18
19
                  assert(obj.randomize());
20
                  update interface();
21
22
             end
23
24
             test_finished=1;
25
         end
         task update_interface();
27
             filo.rst_n= obj.rst_n;
             filo.rd_en=obj.rd_en;
28
29
             filo.wr_en=obj.wr_en;
             filo.data in=obj.data in;
31
         endtask
32
     endmodule
33
```

f) Interface:

g) Top module:

```
1 module FIFO_TOP();
2 bit clk;
3
4 initial begin
5 forever #10 clk=~clk;
6 end
7
8 FIFO_if filo(clk);
9
10 FIFO dut(filo);
11
12 testbench tb(filo);
13
14 monitor m1(filo);
15
16 endmodule
```

h) New Design RTL:

```
import first_pack ::*;
     `define SIM
11
    module FIFO(FIFO_if.DUT filo);
12
13
         `ifdef SIM
             always_comb begin
             //RESET FUNCTIONALITY CHECK
                 if(!filo.rst_n) begin
                     P1: assert final(filo.full === 0);
                     P2: assert final(filo.empty === 1);
                     P3: assert final (filo.almostfull === 0);
                     P4: assert final (filo.almostempty === 0);
21
22
                     P5: assert final (filo.overflow === 0);
                     P6: assert final (filo.underflow === 0);
                     P7: assert final (filo.wr ack ===0 );
                 end
             //COMPINATIONAL FLAGS CHECK & Counter
                 else begin
                     if(filo.count == FIFO DEPTH)
                         P8: assert final (filo.full===1);
                     if(filo.count == 0)
                         P9: assert final (filo.empty === 1);
                     if(filo.count == (FIFO_DEPTH-1))
                         P10: assert final (filo.almostfull === 1);
                     if(filo.count == 1)
                         P11: assert final (filo.almostempty === 1);
                 end
```

```
property over_flow;
            @(posedge filo.clk) disable iff(!filo.rst_n) (filo.wr_en && filo.full) |=> filo.overflow ;
        endproperty
            @(posedge filo.clk) disable iff(!filo.rst_n) (filo.rd_en && filo.empty) |=> filo.underflow ;
            @(posedge filo.clk) disable iff(!filo.rst_n) (filo.wr_en && !filo.full) |=> filo.wr_ack ;
        property write_op;
           @(posedge filo.clk) disable iff(!filo.rst_n || filo.full) (filo.wr_en && !filo.rd_en) |=> (mem[$past(wr_ptr)] === $past(filo.data_in))
        property write_pt_inc;
            @(posedge filo.clk) disable iff(!filo.rst_n || filo.full) (filo.wr_en && !filo.rd_en) |=> (wr_ptr === ($past(wr_ptr)+3'b001)) ;
        endproperty
        property read_op ;
            @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty) (!filo.wr_en && filo.rd_en) |=> (filo.data_out) === mem[$past(rd_ptr)] ;
        endproperty
        property read_pt_inc;
            @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty) (!filo.wr_en && filo.rd_en) |=> (rd_ptr === ($past(rd_ptr) + 3'b001)) ;
        endproperty
        property no_read_op ;
            @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty || filo.full) (!filo.rd_en ) |=> $stable(filo.data_out);
        P12: assert property (over_flow);
        P13: assert property (under_flow);
        P14: assert property (write_ack);
        P15: assert property (write_op);
        P16: assert property (write_pt_inc);
        P17: assert property (read_op);
        P18: assert property (read_pt_inc);
        P19: assert property (no_read_op);
        C12: cover property (over_flow) ;
        C13: cover property (under_flow);
        C14: cover property (write_ack);
        C15: cover property (write_op)
        C16: cover property (write_pt_inc);
        C17: cover property (read_op);
        C18: cover property (read_pt_inc);
        C19: cover property (no_read_op);
reg [FIF0_WIDTH-1:0] mem [FIF0_DEPTH-1:0];
reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
 always @(posedge filo.clk or negedge filo.rst_n) begin
      if (!filo.rst_n) begin
         wr_ptr <= 0;
          filo.wr_ack <=0;
          filo.overflow <=0;
      else if (filo.wr_en && filo.count !== FIFO_DEPTH ) begin
          filo.overflow <= 0;
          mem[wr_ptr] <= filo.data_in;</pre>
          filo.wr_ack <= 1;</pre>
          wr_ptr <= wr_ptr + 1;</pre>
      else begin
          filo.wr_ack <= 0;
          if (filo.full && filo.wr_en)
              filo.overflow <= 1;
              filo.overflow <= 0;
```

```
120 ▼ always @(posedge filo.clk or negedge filo.rst_n) begin
121 ▼
          if (!filo.rst n) begin
122
               rd ptr <= 0;
123
               filo.underflow <= 0;
124
          end
          else if (filo.rd en && filo.count !== 0 ) begin
125 ▼
126
127
               filo.underflow <= 0;
               filo.data out <= mem[rd ptr];
128
129
               rd ptr <= rd ptr + 1;
130
          end
131 ▼
          else begin
132 ▼
               if (filo.empty && filo.rd en)
133
                   filo.underflow <= 1;
134 ▼
               else
135
                   filo.underflow <= 0;
136
          end
137
      end
139
      always @(posedge filo.clk or negedge filo.rst n) begin
          if (!filo.rst_n) begin
              filo.count <= 0;
142
          end
          else begin
              case({filo.wr en ,filo.rd en})
                  2'b01 : if(!filo.empty)
                              filo.count <=filo.count -1;
                  2'b10 : if(!filo.full)
                              filo.count <= filo.count+1;</pre>
150
                  2'b11: if(filo.full)
151
                              filo.count <= filo.count-1;</pre>
152
                          else if(filo.empty)
153
                              filo.count<= filo.count+1;
154
155
156
              endcase
157
          end
      end
159
      assign filo.full = (filo.count == FIFO_DEPTH)? 1 : 0;
      assign filo.empty = (filo.count == 0)? 1 : 0;
      assign filo.almostfull = (filo.count == FIFO DEPTH-1)? 1 : 0;
      assign filo.almostempty = (filo.count == 1)? 1 : 0;
      endmodule
```