

# Final Project

## Project (1)-FIFO:

### 1. Verification plan

- Asynchronous Reset functionality.
- Testing writing operation by checking memory.
- Testing reading operation by monitoring the data\_out.
- Testing if no operation if the data\_out stayed stable or not
- Testing the combinational flags assertions and de-assertions in the specified scenarios for each one.

Note:

Inside coverage class triggering coverage process takes place only at high reset to avoid meaningless coverage.

### 2. Verification Document

1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
2	FIFO_1	Incase of Reset_n assertion all flags will be low except empty flag will be high also data_out should remain the same	Randomization under constraints that reset_n is high most of the time	No specific coverpoint for this point	Output Checked against golden model and assertions labeled from P1 to P7
3	FIFO_2	Incase the write enable is active and the fifo is not full the data_in should be stored in the memory at wr_ptr and assert write acknowledge with wr_ptr increment	Randomization under constraints that the write enable is high most of the time	Covered mainly by two cross coverpoints called full_cp and wr_ack_cp	Output Checked against golden model and assertions labeled P14 ,P15 and P16
4	FIFO_3	Incase the write enable is active and the fifo is full the overflow flag should be high and the write acknowledge is low indicating a failed writing operation	No Randomization specified for this point	Included in a coverpoint full_cp and overflow_cp	Output Checked against golden model and assertion labeled P12
5	FIFO_4	Incase the read enable is active and the fifo is not empty the data_out should be read from the memory at rd_ptr then increment rd_ptr	Randomization for read enable to be low more often than high	No specific coverpoint for this point	Output Checked against golden model and assertions labeled P17 & P18

6	FIFO_5	Incase the read enable is active and the fifo is empty the data_out should remain the same then underflow flag will be high	No Randomization specified for this point	Covered by cross coverpoint called underflow_cp	Output Checked against golden model and assertion labeled P13
7	FIFO_6	Incase the no of items in the fifo became equal to the whole fifo depth the full flag should be high	No Randomization specified for this point	Included in a coverpoint full_cp	Output Checked against golden model and assertion labeled P8
8	FIFO_7	If there is only one slot left in the fifo the almostfull flag should be high	No Randomization specified for this point	Included in a coverpoint almostfull_cp	Output Checked against golden model and assertion labeled P10
9	FIFO_8	Incase the no of items in the fifo became zero the empty flag should be high	No Randomization specified for this point	Included in a coverpoint empty_cp	Output Checked against golden model and assertion labeled P9
10	FIFO_9	If there is only one slot written into in the fifo the almostempty flag should be high	No Randomization specified for this point	Included in a coverpoint almostempty_cp	Output Checked against golden model and assertion labeled P11

### 3. Coverage reports:

#### Coverage Report by instance with details

```

=====
=== Instance: /\FIFO_TOP#dut
=== Design Unit: work.FIFO
=====

Assertion Coverage:
  Assertions              19          19          0    100.00%
-----
Name                      File(Line)                      Failure Count    Pass Count
-----
/>\FIFO_TOP#dut /P1        FIFO.sv(18)                      0                1
/>\FIFO_TOP#dut /P2        FIFO.sv(19)                      0                1
/>\FIFO_TOP#dut /P3        FIFO.sv(20)                      0                1
/>\FIFO_TOP#dut /P4        FIFO.sv(21)                      0                1
/>\FIFO_TOP#dut /P5        FIFO.sv(22)                      0                1
/>\FIFO_TOP#dut /P6        FIFO.sv(23)                      0                1
/>\FIFO_TOP#dut /P7        FIFO.sv(24)                      0                1
/>\FIFO_TOP#dut /P8        FIFO.sv(30)                      0                1
/>\FIFO_TOP#dut /P9        FIFO.sv(32)                      0                1
/>\FIFO_TOP#dut /P10       FIFO.sv(34)                      0                1
/>\FIFO_TOP#dut /P11       FIFO.sv(36)                      0                1
/>\FIFO_TOP#dut /P12       FIFO.sv(75)                      0                1
/>\FIFO_TOP#dut /P13       FIFO.sv(76)                      0                1
/>\FIFO_TOP#dut /P14       FIFO.sv(77)                      0                1
/>\FIFO_TOP#dut /P15       FIFO.sv(78)                      0                1
/>\FIFO_TOP#dut /P16       FIFO.sv(79)                      0                1
/>\FIFO_TOP#dut /P17       FIFO.sv(80)                      0                1
/>\FIFO_TOP#dut /P18       FIFO.sv(81)                      0                1

```

# Branch Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Branches	41	41	0	100.00%

=====Branch Details=====

# Condition Coverage:

Enabled Coverage	Bins	Covered	Misses	Coverage
-----	----	----	-----	-----
Conditions	16	16	0	100.00%

=====Condition Details=====

# Directive Coverage:

Directives	8	8	0	100.00%
------------	---	---	---	---------

# DIRECTIVE COVERAGE:

Name	Design Unit	Design UnitType	Lang	File(Line)	Hits	Status
-----	-----	-----	-----	-----	-----	-----
/FIFO_TOP#dut /C12	FIFO	Verilog	SVA	FIFO.sv(84)	1247	Covered
/FIFO_TOP#dut /C13	FIFO	Verilog	SVA	FIFO.sv(85)	2031	Covered
/FIFO_TOP#dut /C14	FIFO	Verilog	SVA	FIFO.sv(86)	3483	Covered
/FIFO_TOP#dut /C15	FIFO	Verilog	SVA	FIFO.sv(87)	1260	Covered
/FIFO_TOP#dut /C16	FIFO	Verilog	SVA	FIFO.sv(88)	1260	Covered
/FIFO_TOP#dut /C17	FIFO	Verilog	SVA	FIFO.sv(89)	427	Covered
/FIFO_TOP#dut /C18	FIFO	Verilog	SVA	FIFO.sv(90)	427	Covered
/FIFO_TOP#dut /C19	FIFO	Verilog	SVA	FIFO.sv(91)	1769	Covered

# Statement Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Statements	30	30	0	100.00%

=====Statement Details=====

# Toggle Coverage:

Enabled Coverage	Bins	Hits	Misses	Coverage
-----	----	----	-----	-----
Toggles	12	12	0	100.00%

=====Toggle Details=====

Total Coverage By Instance (filtered view): 100.00%

## ➤ Function Coverage:


Name	Class Type	Coverage	Goal	% of Goal	Status	Included
/second_pack/FIFO_coverage		100.00%				
TYPE mycovergroup		100.00%	100	100.00...		✓
CVP mycovergroup::write		100.00%	100	100.00...		✓
CVP mycovergroup::read		100.00%	100	100.00...		✓
CVP mycovergroup::Full_flag		100.00%	100	100.00...		✓
CVP mycovergroup::Overflow_flag		100.00%	100	100.00...		✓
CVP mycovergroup::Empty_flag		100.00%	100	100.00...		✓
CVP mycovergroup::Underflow_flag		100.00%	100	100.00...		✓
CVP mycovergroup::Write_ack		100.00%	100	100.00...		✓
CVP mycovergroup::{-#F_cvg_bxn.almostempty_...		100.00%	100	100.00...		✓
CVP mycovergroup::{-#F_cvg_bxn.almostfull__1...		100.00%	100	100.00...		✓
CROSS mycovergroup::full_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::empty_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::almostfull_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::almost_empty_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::overflow_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::underflow_cp		100.00%	100	100.00...		✓
CROSS mycovergroup::wr_ack_cp		100.00%	100	100.00...		✓

## ➤ Assertion Coverage:


Name	Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Memory	Peak Memory	Peak Memory Time	Cumulative Threads	ATV	Assertion Expression	Inclu
▲ /FIFO_TOP/dut/P1	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.full==0)	✓
▲ /FIFO_TOP/dut/P2	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.empty==1)	✓
▲ /FIFO_TOP/dut/P3	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.almostfull==0)	✓
▲ /FIFO_TOP/dut/P4	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.almostempty==0)	✓
▲ /FIFO_TOP/dut/P5	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.overflow==0)	✓
▲ /FIFO_TOP/dut/P6	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.underflow==0)	✓
▲ /FIFO_TOP/dut/P7	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.wr_ack==0)	✓
▲ /FIFO_TOP/dut/P8	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.full==1)	✓
▲ /FIFO_TOP/dut/P9	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.empty==1)	✓
▲ /FIFO_TOP/dut/P10	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.almostfull==1)	✓
▲ /FIFO_TOP/dut/P11	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (filo.almostempty==1)	✓
⊕ /FIFO_TOP/dut/P12	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P13	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P14	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P15	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P16	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P17	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P18	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
⊕ /FIFO_TOP/dut/P19	Concurrent	SVA	on	0	1	-	0B	0B	0 ns	0	off	assert( @(posedge filo.clk) disable ...	✓
▲ /FIFO_TOP/b/#ublk#178839128#14/...	Immediate	SVA	on	0	1	-	-	-	-	-	off	assert (randomize(...))	✓

## 4. Bugs report:

- a) Almostfull flag is assigned high when count = (depth-2) not depth-1 causing it to be high way too early.




Snippet shows the false positive of the almost flag




Snippet shows the false negative of the almost flag


- b) During asserted reset if the previous write acknowledge flag was high, it remains high giving a false high signal.



- c) Also, before asserting reset if overflow flag was high, it will remain unchanged after asserting reset.



- d) During active reset if the read enable signal is high then the underflow flag will be falsely high.



- e) Incase FIFO is full and both of the write and read enable are high from my understanding of the specs it should reject write operation because it is full (wr\_ack =0, overflow=1) but it will perform the read operation as the two operations run in parallel.
- f) Incase FIFO is empty and both of the write and read enable are high it should reject read operation because it is empty (underflow=1) but it will perform the write operation.

### Note:

Combinational flags (full, almsotfull, almostempty, empty) implemented with assign statements which gets triggered when count is updated but the problem is that this count gets updated sequentially with the clock positive edge clock so as a result those flags are updated sequentially.

## 5. Code snippets

### a) First Package:

```
1 package first_pack;
2
3     parameter FIFO_WIDTH = 16;
4     parameter FIFO_DEPTH = 8;
5     localparam max_fifo_addr = $clog2(FIFO_DEPTH);
6
7
8     class FIFO_transaction ;
9
10         rand logic wr_en,rd_en,rst_n;
11         rand logic [FIFO_WIDTH-1:0] data_in;
12
13         logic [FIFO_WIDTH-1:0] data_out ;
14         logic full,empty,almostfull,almostempty,wr_ack,overflow,underflow;
15         integer count ;
16
17
18         integer WR_EN_ON_DIST =70;
19         integer RD_EN_ON_DIST =30;
20
21         constraint rst_c
22         {
23             rst_n dist {0:=3, 1:=97};
24         }
25
26         constraint write_more
27         {
28             wr_en dist {0:=(100-WR_EN_ON_DIST) , 1:= WR_EN_ON_DIST} ;
29         }
30
31
32         constraint read_less
33         {
34             rd_en dist {0:=(100-RD_EN_ON_DIST), 1:= RD_EN_ON_DIST} ;
35         }
36
37     endclass
38 endpackage
```



## b) Second package:

```
1 package second_pack ;
2 import first_pack ::*;
3 class FIFO_coverage ;
4
5     FIFO_transaction F_cvg_txn;
6
7     covergroup mycovergroup;
8
9         write: coverpoint F_cvg_txn.wr_en ;
10        read:  coverpoint F_cvg_txn.rd_en ;
11        Full_flag: coverpoint F_cvg_txn.full ;
12        Overflow_flag: coverpoint F_cvg_txn.overflow ;
13        Empty_flag: coverpoint F_cvg_txn.empty ;
14        Underflow_flag: coverpoint F_cvg_txn.underflow ;
15        Write_ack: coverpoint F_cvg_txn.wr_ack ;
16
17
18        //Ignored some impossible cases to happen for example getting FIFO full while reading
19
20        full_cp :cross write,read,Full_flag
21        {
22            ignore_bins imp_case_1 = binsof(Full_flag ) intersect {1} &&
23                                   binsof(read) intersect {1};
24        }
25
26        empty_cp: cross write, read,Empty_flag
27        {
28            ignore_bins imp_case_2 = binsof(Empty_flag ) intersect {1} &&
29                                   binsof(write) intersect {1};
30        }
31
32        almostfull_cp: cross write,read,F_cvg_txn.almostfull ;
33
34        almost_empty_cp: cross write, read ,F_cvg_txn.almostempty ;
35
36        overflow_cp: cross write,read,Overflow_flag
37        {
38            ignore_bins imp_case_3 = binsof(Overflow_flag) intersect {1} &&
39                                   binsof(write) intersect {0} ;
40        }
41
42        underflow_cp: cross write, read,Underflow_flag
43        {
44            ignore_bins imp_case_4 = binsof(Underflow_flag ) intersect {1} &&
45                                   binsof(read) intersect {0} ;
46        }
47
48        wr_ack_cp: cross write,read,Write_ack
49        {
50            ignore_bins imp_case_5 = binsof(Write_ack ) intersect {1} &&
51                                   binsof(write) intersect {0} ;
52        }
53
54
55
56    endgroup
57
```

```

58         function void sample_data(FIFO_transaction F_txn);
59
60             F_cvg_txn = F_txn ;
61
62             if(F_cvg_txn.rst_n)
63                 mycovergroup.sample();
64
65             endfunction
66
67             function new ();
68
69                 mycovergroup = new() ;
70
71             endfunction
72
73         endclass
74     endpackage

```

### c) Third package:

```

1  package third_pack ;
2
3      import first_pack::*;
4      import shared_pkg::*;
5
6
7      class FIFO_scoreboard;
8
9
10
11         logic [FIFO_WIDTH-1:0] data_out_ref;
12         logic full_ref,empty_ref,almostfull_ref,almostempty_ref,overflow_ref,underflow_ref,wr_ack_ref ;
13         logic [max_fifo_addr-1:0] rd_ptr_exp,wr_ptr_exp;
14         logic [max_fifo_addr:0] count_exp ;
15
16
17         reg [FIFO_WIDTH-1:0] memo_expected [FIFO_DEPTH-1:0] ;
18
19         function void check_data(FIFO_transaction obj );
20
21             refrence_model(obj);
22
23             if(data_out_ref!= obj.data_out || full_ref!=obj.full || empty_ref!=obj.empty
24                 || almostfull_ref!=obj.almostfull || overflow_ref!=obj.overflow
25                 || underflow_ref!=obj.underflow || wr_ack_ref!=obj.wr_ack) begin
26
27                 error_count=error_count+1;
28
29                 if(data_out_ref!= obj.data_out) begin
30                     $display("ERROR IN DATA OUT AT TIME:%t ---EXPECTED: %h ---ACTUAL:%h",$time,data_out_ref,obj.data_out);
31                 end
32
33             end
34         endfunction
35     endclass
36 endpackage

```

```

33 ▼      if(full_ref!=obj.full)begin
34          $display("ERROR IN FULL FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,full_ref,obj.full);
35      end
36
37 ▼      if(empty_ref!=obj.empty)begin
38          $display("ERROR IN EMPTY FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,empty_ref,obj.empty);
39      end
40
41 ▼      if(almostfull_ref!=obj.almostfull)begin
42          $display("ERROR IN ALMOST FULL FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,almostfull_ref,obj.almostfull);
43      end
44
45 ▼      if(almostempty_ref!=obj.almostempty)begin
46          $display("ERROR IN ALMOST EMPTY FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,almostempty_ref,obj.almostempty);
47      end
48
49 ▼      if(overflow_ref!=obj.overflow)begin
50          $display("ERROR IN OVERFLOW FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,overflow_ref,obj.overflow);
51      end
52
53 ▼      if(underflow_ref!=obj.underflow)begin
54          $display("ERROR IN UNDERFLOW FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,underflow_ref,obj.underflow);
55      end
56
57 ▼      if(wr_ack_ref!=obj.wr_ack)begin
58          $display("ERROR IN WR_ACK FLAG AT TIME:%t ---EXPECTED: %b ---ACTUAL:%b",$time,wr_ack_ref,obj.wr_ack);
59      end
60
61      end
62 ▼      else
63          correct_count=correct_count+1;
64
65      endfunction

```

```

67      function void reference_model(FIFO_transaction obj);
68
69          if(!obj.rst_n) begin
70              wr_ptr_exp=0;
71              rd_ptr_exp=0;
72              count_exp=0;
73              wr_ack_ref =0 ;
74              overflow_ref =0;
75              underflow_ref =0;
76
77          end
78          else begin
79              fork
80                  begin
81                      //writing operation block
82                      if(obj.wr_en) begin
83                          if(count_exp<8) begin
84                              memo_expected[wr_ptr_exp]=obj.data_in ;
85                              wr_ptr_exp=wr_ptr_exp+1;
86                              overflow_ref =0;
87                              wr_ack_ref=1;
88                          end
89                          else begin
90                              overflow_ref=1;
91                              wr_ack_ref =0 ;
92                          end
93                      end
94                      else begin
95                          overflow_ref =0;
96                          wr_ack_ref=0;
97                      end
98                  end

```

```

100         begin
101             //reading operation block
102             if(obj.rd_en)begin
103                 if(count_exp>0) begin
104                     data_out_ref= memo_expected[rd_ptr_exp] ;
105                     rd_ptr_exp=rd_ptr_exp+1;
106                     underflow_ref =0;
107                 end
108                 else
109                     underflow_ref=1;
110                 end
111             else begin
112                 underflow_ref=0;
113             end
114         end
115
116         begin
117             //Count update block
118             case({obj.wr_en ,obj.rd_en})
119
120                 2'b01 : if(!empty_ref)
121                     count_exp=count_exp-1;
122                 2'b10 : if(!full_ref)
123                     count_exp=count_exp+1;
124                 2'b11: if(full_ref)
125                     count_exp=count_exp-1;
126                     else if(empty_ref)
127                         count_exp=count_exp+1;
128
129             endcase
130         end
131     join
132 end
133
134 //Expected flags assignments
135
136 ▼ if(count_exp==FIFO_DEPTH)
137     full_ref=1;
138 ▼ else
139     full_ref=0;
140
141 ▼ if(count_exp==0)
142     empty_ref=1;
143 ▼ else
144     empty_ref=0;
145
146 ▼ if(count_exp==FIFO_DEPTH-1)
147     almostfull_ref=1;
148 ▼ else
149     almostfull_ref=0;
150
151 ▼ if(count_exp==1)
152     almostempty_ref=1;
153 ▼ else
154     almostempty_ref=0;
155
156 endfunction
157
158 ▼ function new() ;
159     error_count =0;
160     correct_count =0 ;
161 endfunction
162
163 endclass
164 endpackage

```

#### d) Monitor module:

```
1  import first_pack ::*;
2  import second_pack ::*;
3  import third_pack ::*;
4  import shared_pkg::*;
5
6
7  ▼ module monitor(FIFO_if.MONITOR filo);
8
9      FIFO_transaction trans=new();
10     FIFO_coverage coverage=new();
11     FIFO_scoreboard scoreboard=new() ;
12
13  ▼    //initial begin
14  ▼        always @(negedge filo.clk) begin
15
16            trans.wr_en =filo.wr_en;
17            trans.rd_en =filo.rd_en;
18            trans.rst_n =filo.rst_n;
19            trans.data_in =filo.data_in;
20            trans.data_out =filo.data_out;
21            trans.full =filo.full;
22            trans.empty=filo.empty;
23            trans.almostfull=filo.almostfull;
24            trans.almostempty= filo.almostempty;
25            trans.wr_ack =filo.wr_ack;
26            trans.overflow=filo.overflow;
27            trans.underflow=filo.underflow;
28
29
30  ▼        fork
31  ▼            begin
32                coverage.sample_data(trans);
33            end
34  ▼            begin
35                scoreboard.check_data(trans);
36            end
37        join
38
39  ▼        if(test_finished)begin
40  ▼            $display("=====TEST COMPLETED =====\n WITH ERRORS=%d & WITH CORRECT=%d ",
41                error_count,correct_count);
42            $stop;
43        end
44
45    // end
46
47    end
48 endmodule
```

e) Testbench:

```
1  import first_pack ::*;
2  import shared_pkg::*;
3
4  ▼ module testbench (FIFO_if.TEST filo);
5
6      localparam TESTS_no =10000;
7
8      FIFO_transaction obj=new() ;
9
10  ▼      initial begin
11          filo.rst_n =0 ;
12
13
14  ▼          repeat (TESTS_no) begin
15
16              @(negedge filo.clk);
17
18              #2;
19              assert(obj.randomize());
20
21              update_interface();
22          end
23
24          test_finished=1;
25      end
26  ▼      task update_interface();
27          filo.rst_n= obj.rst_n;
28          filo.rd_en=obj.rd_en;
29          filo.wr_en=obj.wr_en;
30          filo.data_in=obj.data_in;
31      endtask
32
33  endmodule
```

f) Interface:

```
1  import first_pack ::*;
2
3  ▼ interface FIFO_if(input bit clk);
4
5
6      logic wr_en,rd_en,rst_n,full,empty,almostfull,almostempty,wr_ack,overflow,underflow,test_finished;
7      logic [FIFO_WIDTH-1:0] data_in,data_out ;
8      logic [max_fifo_addr:0] count;
9
10  ▼      modport DUT (input data_in,clk, rst_n, wr_en, rd_en,
11          output data_out,full,almostfull,empty,almostempty,overflow,underflow,wr_ack,count);
12
13  ▼      modport TEST (output rst_n,data_in,wr_en,rd_en,test_finished,
14          input clk,full );
15
16  ▼      modport MONITOR (input clk,rst_n,data_in,wr_en,rd_en,test_finished,full,empty,
17          almostfull,almostempty,overflow,underflow,wr_ack,data_out,count);
18
19  endinterface
```

g) Top module:

```
1  module FIFO_TOP();
2      bit clk ;
3
4      initial begin
5          forever #10 clk=~clk;
6      end
7
8      FIFO_if filo(clk) ;
9
10     FIFO dut(filo);
11
12     testbench tb(filo);
13
14     monitor m1(filo);
15
16 endmodule
```

h) New Design RTL:

```
9  import first_pack ::*;
10 `define SIM
11
12 module FIFO(FIFO_if.DUT filo);
13
14     `ifndef SIM
15         always_comb begin
16             //RESET FUNCTIONALITY CHECK
17             if(!filo.rst_n) begin
18                 P1: assert final(filo.full === 0);
19                 P2: assert final(filo.empty === 1);
20                 P3: assert final (filo.almostfull === 0);
21                 P4: assert final (filo.almostempty === 0);
22                 P5: assert final (filo.overflow === 0);
23                 P6: assert final (filo.underflow === 0);
24                 P7: assert final (filo.wr_ack ===0 );
25             end
26             //COMPINATIONAL FLAGS CHECK & Counter
27             else begin
28
29                 if(filo.count == FIFO_DEPTH)
30                     P8: assert final (filo.full===1);
31                 if(filo.count == 0)
32                     P9: assert final (filo.empty === 1);
33                 if(filo.count == (FIFO_DEPTH-1))
34                     P10: assert final (filo.almostfull === 1);
35                 if(filo.count == 1)
36                     P11: assert final (filo.almostempty === 1);
37             end
38         end
39     end
40 endmodule
```

```

42     property over_flow;
43         @(posedge filo.clk) disable iff(!filo.rst_n) (filo.wr_en && filo.full) |>= filo.overflow ;
44     endproperty
45
46     property under_flow;
47         @(posedge filo.clk) disable iff(!filo.rst_n) (filo.rd_en && filo.empty) |>= filo.underflow ;
48     endproperty
49
50     property write_ack;
51         @(posedge filo.clk) disable iff(!filo.rst_n) (filo.wr_en && !filo.full) |>= filo.wr_ack ;
52     endproperty
53
54     property write_op;
55         @(posedge filo.clk) disable iff(!filo.rst_n || filo.full) (filo.wr_en && !filo.rd_en) |>= (mem[$past(wr_ptr)] == $past(filo.data_in)) ;
56     endproperty
57
58     property write_pt_inc;
59         @(posedge filo.clk) disable iff(!filo.rst_n || filo.full) (filo.wr_en && !filo.rd_en) |>= (wr_ptr == ($past(wr_ptr)+3'b001)) ;
60     endproperty
61
62     property read_op ;
63         @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty) (!filo.wr_en && filo.rd_en) |>= (filo.data_out == mem[$past(rd_ptr)] ;
64     endproperty
65
66     property read_pt_inc;
67         @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty) (!filo.wr_en && filo.rd_en) |>= (rd_ptr == ($past(rd_ptr) + 3'b001)) ;
68     endproperty
69
70     property no_read_op ;
71         @(posedge filo.clk) disable iff(!filo.rst_n || filo.empty || filo.full) (!filo.rd_en ) |>= $stable(filo.data_out);
72     endproperty
73
74     P12: assert property (over_flow) ;
75     P13: assert property (under_flow);
76     P14: assert property (write_ack);
77     P15: assert property (write_op) ;
78     P16: assert property (write_pt_inc);
79     P17: assert property (read_op);
80     P18: assert property (read_pt_inc);
81     P19: assert property (no_read_op);
82
83     C12: cover property (over_flow) ;
84     C13: cover property (under_flow) ;
85     C14: cover property (write_ack) ;
86     C15: cover property (write_op) ;
87     C16: cover property (write_pt_inc) ;
88     C17: cover property (read_op) ;
89     C18: cover property (read_pt_inc) ;
90     C19: cover property (no_read_op) ;
91
92 `endif
93
94 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
95
96 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
97
98 always @(posedge filo.clk or negedge filo.rst_n) begin
99     if (!filo.rst_n) begin
100         wr_ptr <= 0;
101         filo.wr_ack <= 0;
102         filo.overflow <= 0;
103     end
104     else if (filo.wr_en && filo.count != FIFO_DEPTH ) begin
105         filo.overflow <= 0;
106         mem[wr_ptr] <= filo.data_in;
107         filo.wr_ack <= 1;
108         wr_ptr <= wr_ptr + 1;
109     end
110     else begin
111         filo.wr_ack <= 0;
112         if (filo.full && filo.wr_en)
113             filo.overflow <= 1;
114         else
115             filo.overflow <= 0;
116     end
117 end
118 end

```



```

120 ▼ always @(posedge filo.clk or negedge filo.rst_n) begin
121 ▼     if (!filo.rst_n) begin
122         rd_ptr <= 0;
123         filo.underflow <= 0;
124     end
125 ▼     else if (filo.rd_en && filo.count != 0 ) begin
126
127         filo.underflow <= 0;
128         filo.data_out <= mem[rd_ptr];
129         rd_ptr <= rd_ptr + 1;
130     end
131 ▼     else begin
132 ▼         if (filo.empty && filo.rd_en)
133             filo.underflow <= 1;
134 ▼         else
135             filo.underflow <= 0;
136     end
137 end
139 always @(posedge filo.clk or negedge filo.rst_n) begin
140     if (!filo.rst_n) begin
141         filo.count <= 0;
142     end
143     else begin
144         case({filo.wr_en ,filo.rd_en})
145
146             2'b01 : if(!filo.empty)
147                     filo.count <= filo.count -1 ;
148             2'b10 : if(!filo.full)
149                     filo.count <= filo.count+1 ;
150             2'b11: if(filo.full)
151                     filo.count <= filo.count-1 ;
152                     else if(filo.empty)
153                         filo.count<= filo.count+1 ;
154
155         endcase
156     end
157 end
158 end
159
160 assign filo.full = (filo.count == FIFO_DEPTH)? 1 : 0;
161 assign filo.empty = (filo.count == 0)? 1 : 0;
162 assign filo.almostfull = (filo.count == FIFO_DEPTH-1)? 1 : 0;
163 assign filo.almostempty = (filo.count == 1)? 1 : 0;
164
165 endmodule

```