## **Final Project**

#### Project (2)-RAM:

### 1. Verification plan

- a) Asynchronous Reset functionality.
- b)Testing writing operation in All Addresses of the memory by checking the waveform and compare to the golden model
- c) Testing reading operation From All Addresses of the memory by checking dout in the waveform and compare to the golden model
- d)Testing if rx\_valid is low No operation is done the dout and the memory stayed stable or not.
- e)Checking when Read the Functionality of tx\_valid and if it still high or when read only.

#### Note:

- -Reset randomization is closed during the first two loops to check all places in the memory and make sure every address in the memory wrote and read from it.
- -addr\_wr is not assigned a reset value which may cause a problem if the master started with the writing data operation.

#### 2. Verification Document

A	А	В	С	D	E
1	Label	Description	Stimulus Generation	Functional Coverage	Functionality Check
		Incase of rst_n high All memory places	Randomization under	no funcional coverage for	Output Checked
	RAM_1	and dout should take 0	constraints that rst_n is	this point	against golden model
2			high almost all the time		
		incase rx_valid low no writing or	Randomization under	no funcional coverage for	Output Checked
	RAM 2	reading operation takes place in	constraints that rx_valid	this point	against golden model
	INAIVI_Z	memory	is high almost all the time		
3					
		check the funcionality of din and if the	No Randomization for din	Function coverage to	Output Checked
	RAM_3	ram reads write store the addresses		check all values of din	against golden model
4		right or now			
		Check the funcitonality of dout and that	No Randomization for	no funcional coverage for	Output Checked
	RAM_4	it stay the same during writing or	dout	this point	against golden model
5		rx valid low.			

# 3. Coverage reports:

## **Toggle Coverage** is 100%

Toggle Coverage: Enabled Coverage	Bins H	its	Misses	Coverage		
Toggles	44	44	0	100.00%		
	Toggle Detail	.s=====	======	======	======	===
Toggle Coverage for instar	nce /RAM_top/RAMif -	-				
				>0L		"Coverage"
						100.00
	din	[9-0]		1	1	100.00
	dout	[7-0]		1	1	100.00
		rst_n		1	1	100.00
	rx_	valid		1	1	100.00
	tx_	valid		1	1	100.00
Total Node Count =	22					
Toggled Node Count =	22					
Untoggled Node Count =	0					
Toggle Coverage =	100.00% (44 of 44	bins)				

**Branch Coverage** is 87.5% as All values were handled no wrong branch in the design.

			.=======	
Branch Cover	rage:			
	Coverage	Bins	Hits	Misses Coverage
Branches	5	7	7	0 100.00%
		====Branch De	etails====	
Branch Cover	rage for instance	/\spi_ram_tb	#dut	
Line	Item		Count	Source
File ram.v				
		IF Br	anch	
14			20242	Count coming in to IF
14	1		337	if (~rst_n) begin
26	1		18423	else if (rx_valid) begin
			1482	All False Count

Branch totals: 3 hits of 3 branches = 100.00%

### **Statement Coverage** is 100%


```
Statement Coverage:
   Enabled Coverage
                                   Bins
                                             Hits Misses Coverage
                                              18
                                                       0 100.00%
    Statements
Statement Coverage for instance /RAM_top/dut --
    Line
                 Item
                                            Count
                                                      Source
  File ram.sv
                                                       module project_ram(RAM_if.DESIGN ramif);
                                                       parameter MEM_DEPTH = 256;
    3
                                                       parameter ADDR_SIZE = 8;
                                                       logic rx_valid, clk, rst_n;
                                                       logic [9:0] din;
logic tx_valid;
    8
                                                       logic [7:0] dout;
    9
    10
                    1
                                            17803
                                                       assign rx_valid = ramif.rx_valid;
    12
                                            200003
                                                       assign clk = ramif.clk;
                                                       assign rst_n = ramif.rst_n;
    13
                    1
                                             1141
                                                       assign din = ramif.din;
assign ramif.tx_valid= tx_valid;
assign ramif.dout = dout;
    14
                                           179658
    15
    16
    17
                                                       reg [ADDR_SIZE-1:0] addr_rd, addr_wr;
    18
                                                       reg [7:0] mem [MEM_DEPTH-1:0];
integer i = 0;
    19
    21
                                                       always @(posedge clk or negedge rst_n) begin
    22
                    1
                                           100571
                                                          if (~rst_n) begin
   for (i = 0; i < MEM_DEPTH; i=i+1) begin</pre>
    23
                    1
                                             1161
    24
                                           297216
    24
                    2
    25
                    1
                                            297216
                                                                          mem [i] <= 1'b0;
                                            297216
                                                                           dout <= 8'b0;
    27
                                            297216
                                                                           tx_valid <= 1'b0;
    28
                                                                  end
    29
                                                          end
    30
                                                          else if (rx_valid) begin
    31
                                                                  if (din[9:8] == 2'b00) begin
    32
                                                                           addr_wr <= din[7:0];
    33
                    1
                                            22473
    34
                    1
                                            22473
                                                                           tx_valid <= 0;
    35
                                                                  else if (din[9:8] == 2'b01) begin
    36
                                                                          mem [addr_wr] <= din[7:0];
tx_valid <= 0;
                                            22439
    37
                    1
    38
                    1
                                            22439
                                                                  end
    39
    40
                                                                  else if (din[9:8] == 2'b10) begin
    41
                    1
                                            22270
                                                                           addr_rd <= din[7:0];
                                                                           tx_valid <= 0;
    42
                                            22270
    43
                                                                  end
                                                                  else if (din[9:8] == 2'b11) begin
                                                                          dout <= mem[addr_rd];
    45
                                            22373
                    1
                                                                          tx_valid <= 1;
    46
                    1
                                            22373
```

# Function Coverage For din is 100% All values were reached


00.00% 64 90.00% 64 90.00% 64 90 00.00% 1586 1519 1575 1576 1535 1578 1586 1528 1636 1528 1636 1557 1542 1602 1574 1586 1669 1571 1615 1513 1520 1650 1557 1546 1553 1555 1557 1546 1555 1557	100 64 100 100 64 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered  Covered
00.00% 00.00% 64 00.00% 1586 1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1553 1555 1549 1555	64 100 64 64 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
00.00% 64 64 69.00% 1586 1519 1575 1576 1535 1573 1580 1479 1596 1528 1636 1528 1636 1557 1542 1660 1574 1586 1699 1571 1615 1513 1520 1650 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1555 1557 1549 1555	190 190 64 64 190 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
00.00% 64 64 68 68 1586 1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1553 1555 1549 1555	190 64 190 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
64 90.00% 1586 1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1550 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1559 1557 1546 1557 1546 1558 1557 1546 1559 1557 1546 1558 1557 1546 1559 1557 1546 1559 1557 1546 1553 1553 1553 1553 1555 1549 1555 1549 1555 1553 1553 1553 1553 1555 1549 1555 1553 1553 1553 1553 1553 1553 1555 1549 1555 1553 1553 1555 1549 1555 1553 1553 1555 1549 1555 1553 1555 1549 1555 1553 1555 1549 1555 1549 1555 1553 1555 1549 1555 1553 1555 1549 1555 1557 1549 1555 1553 1555 1549 1555 1557 1548	64 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
00.00% 1586 1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1550 1557 1546 1550 1557 1546 1550 1557 1546 1557 1546 1557 1546 1557 1546 1557 1546 1557 1546 1553 1555 1549 1555	64 100 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1586 1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1557 1546 1550 1557 1546 1553 1555 1553 1555 1549 1555 1555 1549			Covered
1519 1575 1576 1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1550 1557 1546 1550 1557 1546 1550 1557 1546 1558 1557 1548 1557 1549 1553 1555 1549 1555 1549 1555 1549 1555 1549 1555 1549 1555 1549 1555 1549 1555 1549 1555 1549 1557 1549 1557 1546 1557 1546 1557 1558 1557 1548 1557 1558 1559 1559 1559 1559 1559 1559 1559			Covered
1575 1576 1576 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1609 1571 1615 1513 1520 1650 1557 1557 1546 1557 1557 1546 1557 1557 1558 1557 1557 1558			Covered
1576 1535 1573 1580 1479 1596 1528 1636 1557 1542 1602 1574 1586 1699 1571 1615 1513 1520 1650 1557 1546 1557 1546 1553 1555 1549 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1535 1573 1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1557 1546 1553 1555 1549 1555 1549 1555 1549 1555			Covered
1580 1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1557 1546 1553 1555 1555 1555 1555 1555 1555	111111111111111111111111111111111111111		Covered
1479 1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1596 1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555			Covered
1586 1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1549 1555	111111111111111111111111111111111111111		Covered
1528 1636 1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555	111111111111111111111111111111111111111		Covered
1557 1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1542 1602 1574 1586 1609 1571 1615 1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1549 1555	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1602 1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555	1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1574 1586 1609 1571 1615 1513 1520 1650 1557 1546 1553 1555 1549 1555 1549 1555	1 1 1 1 1 1 1 1 1 1 1 1 1		Covered
1586 1609 1571 1615 1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1549	1 1 1 1 1 1 1 1 1 1 1 1		Covered
1609 1571 1615 1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1 1 1	-	Covered
1615 1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1549 1555 1549	1 1 1 1 1 1 1 1 1 1	-	Covered
1513 1520 1650 1550 1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1 1	-	Covered
1520 1650 1550 1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1	-	Covered
1650 1550 1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1	- - - - - - -	Covered
1550 1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1 1	: : :	Covered Covered Covered Covered Covered Covered Covered Covered Covered
1557 1546 1553 1555 1549 1555 1537 1614	1 1 1 1 1 1 1	: : :	Covered Covered Covered Covered Covered Covered Covered
1553 1555 1549 1555 1537 1614	1 1 1 1 1	:	Covered Covered Covered Covered Covered
1555 1549 1555 1537 1614	1 1 1 1	:	Covered Covered Covered Covered
1549 1555 1537 1614	1 1 1	-	Covered Covered Covered
1555 1537 1614	1 1 1	:	Covered Covered
1537 1614	1	-	Covered
		_	
1546	4		Covered
	_		Covered
1524	1		Covered
1567 1577	1		Covered Covered
1510	ī		Covered
1521	1	-	Covered
1539	1		Covered
1626	1		Covered
1521 1557	1		Covered Covered
1592	1		Covered
1593	ī	-	Covered
1597	1	-	Covered
1528	1	-	Covered
		-	Covered
	_		Covered Covered
1644	i		Covered
1531	1		Covered
1553	1		Covered
	_		Covered
			Covered Covered
			Covered
1560	ī		Covered
1593	1	-	Covered
1542	1		Covered
			Covered
			Covered Covered
1487	1		Covered
	ī		Covered
	1597 1528 1522 1572 1558 1644 1531 1553 1543 1525 1532 1571 1560 1593 1542 1577 1568 1601	1597 1 1528 1 1522 1 1572 1 1558 1 1644 1 1531 1 1553 1 1543 1 1555 1 1543 1 1593 1 1571 1 1560 1 1593 1 1593 1 1593 1 1593 1 1593 1 1593 1 1593 1 1593 1 1593 1 1542 1 1557 1 1568 1 1681 1 1487 1	1597 1 - 1528 1 - 1522 1 - 1572 1 - 1558 1 - 1644 1 - 1531 1 - 1553 1 - 1543 1 - 1543 1 - 1543 1 - 1525 1 - 1532 1 - 1532 1 - 1532 1 - 1572 1 - 1560 1 - 1593 1 - 1560 1 - 1568 1 - 1568 1 - 1560 1 - 1568 1 - 1560 1 - 1568 1 - 1560 1 -

### Some Questa Pic to Verify the RAM:


When rst n = 0 All ram values and dout = 0.




Writing in All Memory values.




## Example For checking Read:




Din [9:8] is 10 so we will save 10100 in add\_rd so we will check place 40 in memory.



After the Din[9:8] is 11 so it will go to address 40 to read and dout must = the value in memory [40].



In memory the address of 40 is = 8'h47.



Dout is equal to the memory address 40 so read is true.

After examining the wave form and check all possible values for dout there is NO BUGS in the RAM memory.