


Power planning and floor planning


> floor planning

using the pin configuration file to adjust the position of pins as required "all output pins at North and South" & all input pins at "West and East".




> PDN building:


Metal 1:




Metal 3:



Metal 2:






Metal 4:

2 | Page

Metal 5:

the whole PDN:




<u>Comment:</u> as shown there are Stripes at metal layers "1,2,3,4 &5" to add the Vdd and Vss from the power rings to the core.

power rails in metal layer 1 to carry the Vss and Vdd from stipes to std cells exists in metal layer 1.

Placement and clock tree synthesis

Configuration 1:



Configuration 2:

```
'set ::env(PL TARGET DENSITY) 0.8
                        set ::env(PL ROUTABILITY DRIVEN) 1
                        set ::env(PL TIME DRIVEN) 1
                        Variables
                        .set ::env(CLOCK TREE SYNTH) 1
                        ! set ::env(CTS_TARGET_SKEW) 200
                        set ::env(CTS_TOLERANCE) 50
                        set ::env(CTS_SINK_CLUSTERING_SIZE) 80
                        set ::env(CTS SINK CLUSTERING MAX DIAMETER) 90
                        iset ::env(CTS_REPORT_TIMING) 1
                        'set ::env(CTS_CLK_MAX_WIRE_LENGTH) 0
  Congestion map
Setup and hold worst
                           report worst slack -max (Setup)
  Slack after CTS
                         5 worst slack 3.15
                         8 report worst slack -min (Hold)
                         9 =============
                         0 worst slack 0.20
```


	Configuration 2	Configuration 1
<u>congestion</u>	<u>Higher</u>	<u>Lower</u>
Slacks	worse	Better

Tradeof	f between	reported	<u>DRCs</u>	and	runtime

Number of opt	DRC violations	Run time
iterations		
1	238	122 second
2	171	171 seconds
3	56	268 seconds
5	16	275 seconds
10	15	294 seconds
15	15	335 seconds
30	4	433 seconds
45	0	476 seconds
65	0	528 seconds

Conclusion:

As we increase the number of iterations of optimization the number of violations decreases but also the run time increases too so it's a trade off as shown in MATLAB Figure.




Note that: total number of violations depends also on congestion and placement we have done in previous steps in flow but the decaying of violations number across number of iterations is **almost** always follows the same behavior.


GDS and LEF views of the design

a) GDS view:

The view has all the information which exists in LEF file and information about transistors and diffusions and detailed geometric information, including polygons and paths for each layer of the IC as shown in figures below.




b) <u>LEF view:</u> this view Includes physical dimensions, pin locations, metal layer usage, and routing blockages, without detailed geometry.



validation of the metals used for pins creation.

as shown in figures below from. LEF view the output pins are on metal 2 and the input pins are on metal 3.



Metal layer mapping number

As shown in sky130A.lydrc file which is in the directory:

"/home/opentools/OpenLane/pdks/

volare/sky130/versions/

41c0908b47130d5675ff848

4255b43f66463a7d6/


sky130A/libs.tech/klayout"

in this script we will see the metal layers mapping number.

```
< config.tcl ×
                        29-rcx_mca_sta.worst_slack.rpt ×
                                                                                                   config.tcl
                                                                                                                        sky130A.lydrc
                                                                    28-rcx_sta.area.rpt ×
59 deep
60
61 # use 4 cpu cores
62 threads(4)
63 # if more inof is needed, set true
64 verbose(true)
00 # all except purpose (datatype) 5 -- label and 44 -- via 70 li_wildcard = "67/0-4,6-43,45-*"  
71 ncon_wildcard = "67/44"
73 m1_wildcard = "68/0-4,6-43,45-*"
74 via_wildcard = "68/44"
75
76 m2_wildcard = "69/0-4,6-43,45-*"
77 vta2_wildcard = "69/44"
78
78
79 m3_wildcard = "70/0-4,6-43,45-*"
80 via3_wildcard = "70/44"
82 m4_wildcard = "71/0-4,6-43,45-*"
83 via4_wildcard = "71/44"
84
85 m5_wildcard = "72/0-4,6-43,45-*"
```

Metal 2	69/0-4,6-43,45 to max integer exist
Metal 3	70/0-4,6-43,45 to max integer exist

validation of the metals used for pins creation.



results of Sign off:

The target was to get minimum period and violations clean design with minimum possible area.

Result: I have achieved clock period 6.6ns without setup or hold violations in multi corner analysis and total area of 46948 um² 97% utilization. Clean without any type of violations and DRC in <u>signoff stage.</u>

Across multiple runs changing some switching values to force the tool to get its maximum optimization.

Screenshots for reports and terminal

```
Running OpenROAD Antenna Rule Checker.
                            : Saving current set of views in 'designs/wbqspiflash/runs/final bqd 00/results/final'...
      The
                       INFO]: Created manufacturability report at 'designs/wbqspiflash/runs/final_bgd_00/reports/manufacturability.rpt' INFO]: Created metrics report at 'designs/wbqspiflash/runs/final_bgd_00/reports/metrics.csv'.
 terminal
   output
    Worst
                                  28-rcx_sta.worst_slack.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/final_bgd_00/reports/signoff/
    slack
                       File Edit Search Preferences Shell Macro Windows
   report
                            report_worst_slack -max (Setup)
    "for tt
                          5 worst slack 3.31
analysis"
                            report_worst_slack -min (Hold)
                        10 worst slack 0.22
```

```
Worst
   slack
                29-rcx_mca_sta.worst_slack.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/final_...
  report
                 File Edit Search Preferences Shell Macro Windows
    "for
                   1 <u>I</u>
  multi
                   3 report worst slack -max (Setup)
  corner
                   5 worst slack 0.06
analysis"
                   8 report_worst_slack -min (Hold)
                  10 worst slack 0.04
                 drc.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/final_bgd_00/reports/signoff/
   DRC
                File Edit Search Preferences Shell Macro Windows
                  1 wbqspiflash
  report
                  3 [INFO]: COUNT: 0
                   4 [INFO]: Should be divided by 3 or 4
                9-rcx_mca_sta.area.rpt - /home/opentools/OpenLane/designs/wbqspiflash/runs/final_bgd_00..
                File Edit Search Preferences Shell Macro Windows
   Area
  report
                  3 report design area
                  5 Design area 46948 u^2 97% utilization.
  Clock
                              config.tcl - /home/opentools/OpenLane/designs/wbqspiflash/runs/final_bgd_00/
 period
                File Edit Search Preferences Shell Macro Windows
  from
                  18 set ::env(CLOCK_PERIOD) {6.6}
  config
                  19 set ::env(CLOCK_PORT) {i_clk}
20 set ::env(CLOCK_TREE_SYNTH) {1}
21 set ::env(CLOCK_WIRE_RC_LAYER) {met5}
file in the
                  22 set ::env(CONFIGS) {/home/opentools/OpenLane/configuration/placement.tcl
    run
                  23 set ::env(CORE_AREA) {5 5 225 226}
  folder
```

The content of sky130A sky130 fd sc hd config.tcl I have added

```
# Adjusted Optimization Configuration Script

# Clock period and related settings
set ::env(CLOCK_PERIOD) 6.6 ;# Slightly relaxed clock period
```

```
set ::env(SYNTH CLOCK UNCERTAINITY) 0.1
                                            ;# Tight but not
overly aggressive clock uncertainty
                                            ; # Tight clock
set ::env(SYNTH CLOCK TRANSITION) 0.1
transition
# Synthesis strategy and fanout control
set ::env(SYNTH STRATEGY) "AREA 3"
                                                  ; # Balanced delay
optimization
set ::env(SYNTH MAX FANOUT) 30
                                                 ; # Slightly increased
max fanout for better timing
                                                  ; # Slightly increased
set ::env(CLOCK BUFFER FANOUT) 15
clock buffer fanout
set ::env(SYNTH BUFFERING) 1
                                                ; # Enable buffering
set ::env(SYNTH SIZING) 1
                                                    ; # Enable cell
sizing
# Capacitive load setting
set ::env(SYNTH CAP LOAD) 5
                                               ;# Standard capacitive
load
# Timing derating
set ::env(SYNTH TIMING DERATE) 0.00
                                                   ; # No timing
derating
# Utilization and density settings
                                           ; # Balanced core
set ::env(FP CORE UTIL) 60
set ::env(PL TARGET DENSITY) [expr ($::env(FP CORE UTIL) + 10) / 100.0]
set ::env(IO PCT) 0.1
                                                    ; # Tight I/O delays
# Synthesis tool and script settings
set ::env(SYNTH BIN) yosys
                                                   ; # Yosys binary used
set ::env(SYNTH SCRIPT) ::env(SCRIPTS DIR)/yosys/synth.tcl
set ::env(SYNTH NO FLAT) 0
                                                    ; # Flatten hierarchy
for better optimization
set ::env(SYNTH FLAT TOP) 1
                                                    ; # Flatten the top
level during elaboration
set ::env(SYNTH READ BLACKBOX LIB) 0
                                                    ; # Do not read full
liberty file as blackbox
set ::env(SYNTH SHARE RESOURCES) 1
                                             ; # Enable resource
sharing for better area and timing
set ::env(SYNTH_ADDER_TYPE) "YOSYS" ;# Use ripple carry adder for
balanced timing
# Extra mapping file and parameters
set ::env(SYNTH_EXTRA MAPPING FILE) ""
                                         ;# No extra techmap
set ::env(SYNTH PARAMETERS) ""
                                                   ; # No additional
parameters for Yosys
# Base SDC file for timing constraints
set ::env(BASE SDC FILE) $::env(OPENLANE ROOT)/scripts/base.sdc
```

```
# Verilog includes and blackbox settings
set ::env(VERILOG INCLUDE DIRS) ""
                                                     ; # No specific
Verilog include directories
set ::env(VERILOG FILES BLACKBOX) ""
                                                     ; # No blackbox
Verilog files specified
# Floorplan defaults
#set ::env(FP SIZING) realative
set ::env(FP SIZING) absolute
set ::env(DIE AREA) "0 0 230 231"
set ::env(CORE AREA) "5 5 225 226"
set ::env(FP CORE UTIL) 60
set ::env(FP CORE MARGIN) 1
set ::env(FP ASPECT RATIO) 1
set ::env(FP PDN VOFFSET) 5.32
set ::env(FP PDN VPITCH) 30.94
set ::env(FP PDN HOFFSET) 5.65
set ::env(FP PDN HPITCH) 30.80
set ::env(FP PDN AUTO ADJUST) 1
set ::env(FP PDN CORE RING) 0
set ::env(FP_PDN ENABLE RAILS) 1
set ::env(FP PDN CHECK NODES) 1
set ::env(FP PDN IRDROP) 1
set ::env(FP IO MODE) 1; #0matching mode - 1 random equidistant mode
set ::env(FP IO HLENGTH) 2
set ::env(FP IO VLENGTH) 2
set ::env(FP IO VEXTEND) -1
set ::env(FP IO HEXTEND) -1
set ::env(FP IO VTHICKNESS MULT) 1
set ::env(FP IO HTHICKNESS MULT) 1
set ::env(FP_IO_MIN_DISTANCE) 5
set ::env(FP_IO UNMATCHED ERROR) 1
set ::env(BOTTOM MARGIN MULT) 4
set ::env(TOP MARGIN MULT) 4
set ::env(LEFT MARGIN MULT) 12
set ::env(RIGHT MARGIN MULT) 12
set ::env(FP PDN HORIZONTAL HALO) 10
set ::env(FP_PDN_VERTICAL_HALO) $\frac{\$}{\}::env(FP_PDN_HORIZONTAL_HALO)
set ::env(FP TAP HORIZONTAL HALO) 10
set ::env(FP TAP VERTICAL HALO) $::env(FP TAP HORIZONTAL HALO)
set ::env(FP PDN ENABLE GLOBAL CONNECTIONS) 1
```

```
set ::env(FP PDN ENABLE MACROS GRID) 1
set ::env(DESIGN IS CORE) 1
set ::env(PL TARGET DENSITY) 0.47
set ::env(PL ROUTABILITY DRIVEN) 1
set ::env(PL TIME DRIVEN) 1
set ::env(PL RANDOM GLB PLACEMENT) 0
set ::env(PL BASIC PLACEMENT) 0
set ::env(PL SKIP INITIAL PLACEMENT) 0
set ::env(PL RANDOM INITIAL PLACEMENT) 0
set ::env(PL ESTIMATE PARASITICS) 1
set ::env(PL RESIZER DESIGN OPTIMIZATIONS) 1
set ::env(PL RESIZER TIMING OPTIMIZATIONS) 1
set ::env(PL RESIZER MAX WIRE LENGTH) 0
set ::env(PL OPTIMIZE MIRRORING) 1
set ::env(PL RESIZER BUFFER INPUT PORTS) 1
set ::env(PL RESIZER BUFFER OUTPUT PORTS) 1
set ::env(PL RESIZER MAX SLEW MARGIN) 20
set ::env(PL RESIZER MAX CAP MARGIN) 20
set ::env(PL RESIZER HOLD SLACK MARGIN) 0.2
set ::env(PL RESIZER TIE SEPERATION) 0
set ::env(PL RESIZER SETUP SLACK MARGIN) 1
set ::env(PL RESIZER HOLD MAX BUFFER PERCENT) 50
set ::env(PL RESIZER SETUP MAX BUFFER PERCENT) 100
set ::env(PL RESIZER ALLOW SETUP VIOS) 0
set ::env(PL RESIZER ALLOW HOLD VIOS) 0
set ::env(PL RESIZER REPAIR TIE FANOUT) 1
set ::env(PL MAX DISPLACEMENT X) 500
set ::env(PL MAX DISPLACEMENT Y) 100
set ::env(PL MACRO HALO) {0 0}
set ::env(PL MACRO CHANNEL) {0 0}
set ::env(CLOCK TREE SYNTH) 1
set ::env(CTS TARGET SKEW) 200
set ::env(CTS TOLERANCE) 1
set ::env(CTS SINK CLUSTERING SIZE) 60
set ::env(CTS SINK CLUSTERING MAX DIAMETER)
set ::env(CTS REPORT TIMING) 1
set ::env(CTS CLK MAX WIRE LENGTH) 0
```

