
# A crash course on GPU Optimization

Mark Saroufim

#### GPUs are expensive



# How to get your money's worth buying GPUs

Mark Saroufim

#### Who am I

PyTorch core developer

CUDA MODE co-founder discord.qq/cudamode

These days mostly working on quantization <a href="https://github.com/pytorch/ao">https://github.com/pytorch/ao</a>

# How to make PyTorch models faster?

Fuse more

Use tensor cores

Reduce overhead

Quantize

Use a custom kernel



Security



:≡

PyTorch is a Python package that provides two high-level features:

M README

© Code of conduct

• Tensor computation (like NumPy) with strong GPU acceleration

الله License

• Deep neural networks built on a tape-based autograd system

#### How to multiply matrices in PyTorch

Just call .cuda()

You don't need to explicitly write CUDA kernels

More generally need to codegenerate kernels that work over multiple devices, dtypes and layouts

https://pytorch.org/docs/stable/tensor\_a ttributes.html

```
📤 Untitled88.ipynb 🛚 🖈
File Edit View Insert Runtime Tools Help Saving...
      + Code + Text
≣
Q
              1 import torch
\{x\}
              3 # Create two random tensors on the GPU
              4 a = torch.randn(2, 3).cuda()
              5 b = torch.randn(3, 2).cuda()
O∓7
              6
              7 # Multiply the tensors
\Box
              8 c = torch.mm(a, b)
             10 # Print the result
             11 print(c)
        \rightarrow tensor([[2.2308, 0.2287],
                     [1.4614, 1.0884]], device='cuda:0')
              1 Start coding or generate with AI.
```

#### Why do people love PyTorch

You can add print statements

Because PyTorch executes line by line i.e: eagerly

Not as performant as analyzing all the operations up front i.e. graph mode

```
1 import torch
      3 a = torch.randn(2, 3).cuda()
     4 b = torch.randn(3, 2).cuda()
     6 # Define the neural network
     7 class MyNet(torch.nn.Module):
           def __init__(self):
               super(MyNet, self).__init__()
    10
               self.linear = torch.nn.Linear(3, 2)
     11
           def forward(self, x):
    12
               print(x) # Print the input
               x = self.linear(x)
    14
    15
               return x
    17 net = MyNet().cuda()
    18
    19 c = net(a)
     20
→ tensor([[-0.0467, -0.5306, 0.4692],
            [-1.0314, 2.1796, 0.2665]], device='cuda:0')
```

### But the world changed

If models are converging then performance becomes key



https://en.wikipedia.org/wiki/Llama#/media/File:Llamas, Vernagt-Stausee, Italy.jpg

#### Pointwise ops

```
f(x) = \max(0, x)
```

```
🕒 bla.cu
                relu.py
relu.py > ...
       import torch
       import torch.nn as nn
       x = torch.tensor([-1.0, 0.0, 1.0, -0.5, 2.5])
       relu = nn.ReLU()
       y = relu(x)
       print(y)
```

#### Zoom into CUDA kernel

Assign every element to a thread

Threads that are close hold elements that are close in memory

Each problem typically has a unique threading strategy - <u>learn more in lecture 8</u>

#### Memory Hierarchy

```
share.cu
     __global__ void reluKernelShared(float *d_in, float *d out, int size) {
         int idx = threadIdx.x + blockDim.x * blockIdx.x;
         extern __shared__ float s_data[]; // Allocate shared memory
         if (idx < size) {</pre>
             s_data[threadIdx.x] = d_in[idx];
         __syncthreads(); // Ensure all writes to shared memory have completed
         if (idx < size) {</pre>
             s_data[threadIdx.x] = (s_data[threadIdx.x] > 0) ? s_data[threadIdx.x] : 0;
         __syncthreads(); // Ensure all computations are done before writing back
         if (idx < size) {</pre>
             d_out[idx] = s_data[threadIdx.x];
```

TABLE IV
THE MEMORY ACCESSES LATENCIES

| Memory type           | CPI (cycles) |
|-----------------------|--------------|
| Global memory         | 290          |
| L2 cache              | 200          |
| L1 cache              | 33           |
| Shared Memory (ld/st) | (23/19)      |


One of the benefits of Triton is you don't think about shared memory explicitly

#### Pointwise ops

For each torch.sin we will launch a cuda kernel where we copy input\_tensor to the GPU and copy it back to CPU

```
1 import torch
 3 def apply_sin_four_times(input_tensor):
       input tensor = torch.sin(input tensor)
       input tensor = torch.sin(input tensor)
 5
 6
       input_tensor = torch.sin(input_tensor)
       input tensor = torch.sin(input tensor)
 8
       return input_tensor
10 apply_sin_four_times(torch.randn(2, 3))
tensor([[-0.4847, 0.6178, -0.1576],
        [ 0.6072, -0.1736, -0.1104]])
```

### PyTorch profiler



Lots of gaps on the GPU while it's waiting for CPU overhead

https://horace.io/brrr\_intro.html

https://pytorch.org/docs/stable/profiler.html

# Memory bandwidth

|                                | A100 80GB PCle           | A100 80GB SXM       |  |
|--------------------------------|--------------------------|---------------------|--|
| FP64                           | 9.7 TFLOPS               |                     |  |
| FP64 Tensor Core               | 19.5 TFLOPS              |                     |  |
| FP32                           | 19.5 TFLOPS              |                     |  |
| Tensor Float 32 (TF32)         | 156 TFLOPS   312 TFLOPS* |                     |  |
| BFLOAT16 Tensor Core           | 312 TFLOPS   624 TFLOPS* |                     |  |
| FP16 Tensor Core               | 312 TFLOPS   624 TFLOPS* |                     |  |
| INT8 Tensor Core               | 624 TOPS   1248 TOPS*    |                     |  |
| GPU Memory                     | 80GB HBM2e               | 80GB HBM2e          |  |
| GPU Memory Bandwidth           | 1,935 GB/s               | 2,039 GB/s          |  |
| Max Thermal Design Power (TDP) | 300W                     | 400W ***            |  |
| Multi-Instance GPU             | Up to 7 MIGs @ 10GB      | Up to 7 MIGs @ 10GB |  |

#### Arithmetic intensity

ReLu on a vector: f(x) = max(0, x)

For each element x\_i assuming float32

- 1 read: 4 bytes
- 1 comparison
- 1 write: 4 bytes

Arithmetic intensity: 1 / 8 < 1

Memory bound

Autoregressive decoding in LLMs in memory bandwidth bound esp for small bs

#### Pointwise ops

For each torch.sin we will launch a cuda kernel where we copy input\_tensor to the GPU and copy it back to CPU

Can we launch a single kernel instead?

```
1 import torch
 3 def apply_sin_four_times(input_tensor):
       input tensor = torch.sin(input tensor)
       input tensor = torch.sin(input tensor)
 5
 6
       input_tensor = torch.sin(input_tensor)
       input tensor = torch.sin(input tensor)
 7
 8
       return input_tensor
10 apply_sin_four_times(torch.randn(2, 3))
tensor([[-0.4847, 0.6178, -0.1576],
        [ 0.6072, -0.1736, -0.1104]])
```


#### Torch.compile is a fusion compiler

```
🕏 cjuf6xko7pwf7bqcmbuhkwfmwqqhnbavqjdhyklw73iowwupedfh.py 🗙 🕏 c6mh5f3zj5ppyj2qze3pcxxlrnrhyay3v47jf6m3bso3hbjy7crp.py
tmp > torchinductor_zeus > ju > 🏺 cjuf6xko7pwf7bqcmbuhkwfmwgqhnbavqjdhyklw73iowwupedfh.py > ...
31 triton poi fused sin 0 = async compile.triton('triton', '''
          triton meta={'signature': {0: '*fp32', 1: '*fp32', 2: 'i32'}, 'device': 0, 'device_type': 'cuda', 'constants': {}, 'configs': [inst
          inductor meta={'autotune hints': set(), 'kernel name': 'triton poi fused sin 0', 'mutated arg names': []},
          min elem per thread=0
      @triton.jit
      def triton_(in_ptr0, out_ptr0, xnumel, XBLOCK : tl.constexpr):
          xnumel = 100
          xoffset = tl.program id(0) * XBLOCK
          xindex = xoffset + tl.arange(0, XBLOCK)[:]
          xmask = xindex < xnumel
          x0 = xindex
          tmp0 = tl.load(in ptr0 + (x0), xmask)
          tmp1 = tl.sin(tmp0)
          tmp2 = tl.sin(tmp1)
          tmp3 = tl.sin(tmp2)
          tmp4 = tl.sin(tmp3)
          tl.store(out ptr0 + (x0), tmp4, xmask)
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL
h.float32)
[2024-05-22 02:51:38,095] [0/0] torch._inductor.graph.__output_code: [DEBUG]
                                                                                fn = lambda: call([arg0_1])
[2024-05-22 02:51:38.095] [0/0] torch. inductor.graph. output code: [DEBUG]
                                                                                return print performance(fn, times=times, repeat=repeat)
 [2024-05-22 02:51:38,095] [0/0] torch. inductor.graph. output code: [DEBUG]
 [2024-05-22 02:51:38.095] [0/0] torch. inductor.graph. output code: [DEBUG]
 [2024-05-22 02:51:38,095] [0/0] torch. inductor.graph. output code: [DEBUG] if name == " main ":
                                                                                from torch._inductor.wrapper_benchmark import compiled_module_main
[2024-05-22 02:51:38,095] [0/0] torch._inductor.graph.__output_code: [DEBUG]
 [2024-05-22 02:51:38,095] [0/0] torch._inductor.graph.__output_code: [DEBUG]
                                                                                compiled_module_main('None', benchmark_compiled_module)
 [2024-05-22 02:51:38,095] [0/0] torch. inductor.graph. output code: [DEBUG]
[2024-05-22 02:51:38,096] [0/0] torch._inductor.graph.__output_code: [INFO] Output code written to: /tmp/torchinductor_zeus/ju/cjuf6xko7pwf7bqcmbuhkwf
mwgqhnbavqjdhyklw73iowwupedfh.py
 TORCH LOGS="output_code" python relu.py
```

#### Tensor cores

|                                | A100 80GB PCle           | A100 80GB SXM       |
|--------------------------------|--------------------------|---------------------|
| FP64                           | 9.7 TFLOPS               |                     |
| FP64 Tensor Core               | 19.5 TFLOPS              |                     |
| FP32                           | 19.5 TFLOPS              |                     |
| Tensor Float 32 (TF32)         | 156 TFLOPS   312 TFLOPS* |                     |
| BFLOAT16 Tensor Core           | 312 TFLOPS   624 TFLOPS* |                     |
| FP16 Tensor Core               | 312 TFLOPS   624 TFLOPS* |                     |
| INT8 Tensor Core               | 624 TOPS   1248 TOPS*    |                     |
| GPU Memory                     | 80GB HBM2e               | 80GB HBM2e          |
| GPU Memory Bandwidth           | 1,935 GB/s               | 2,039 GB/s          |
| Max Thermal Design Power (TDP) | 300W                     | 400W ***            |
| Multi-Instance GPU             | Up to 7 MIGs @ 10GB      | Up to 7 MIGs @ 10GB |

#### TENSOR CORE 4X4X4 MATRIX-MULTIPLY ACC



8 @ NVIDIA


#### How to use tensor cores

```
torch.set_float32_matmul_precision("high")
```

Enabling by default had some accuracy issues - see <a href="https://dev-discuss.pytorch.org/t/pytorch-and-tensorfloat32/504">https://dev-discuss.pytorch.org/t/pytorch-and-tensorfloat32/504</a>

Not much public docs but NVIDIA team speaking at CUDA MODE on this on June 7 <a href="https://discord.com/events/1189498204333543425/1242345685475524701">https://discord.com/events/1189498204333543425/1242345685475524701</a>

#### Overhead reduction




#### How to hide overhead

CUDA kernels are async so queue them up -> CUDA graphs

torch.compile(model, mode="reduce-overhead")

Has a small memory overhead but we'd like to turn this on by default

https://github.com/pytorch/pytorch/issues/121968



#### Quantization

|                                | A100 80GB PCIe           | A100 80GB SXM       |  |
|--------------------------------|--------------------------|---------------------|--|
| FP64                           | 9.7 TFLOPS               |                     |  |
| FP64 Tensor Core               | 19.5 TFLOPS              |                     |  |
| FP32                           | 19.5 TFLOPS              |                     |  |
| Tensor Float 32 (TF32)         | 156 TFLOPS   312 TFLOPS* |                     |  |
| BFLOAT16 Tensor Core           | 312 TFLOPS   624 TFLOPS* |                     |  |
| FP16 Tensor Core               | 312 TFLOPS   624 TFLOPS* |                     |  |
| INT8 Tensor Core               | 624 TOPS   1248 TOPS*    |                     |  |
| GPU Memory                     | 80GB HBM2e               | 80GB HBM2e          |  |
| GPU Memory Bandwidth           | 1,935 GB/s               | 2,039 GB/s          |  |
| Max Thermal Design Power (TDP) | 300W                     | 400W ***            |  |
| Multi-Instance GPU             | Up to 7 MIGs @ 10GB      | Up to 7 MIGs @ 10GB |  |

# Quantization also helps memory bound workloads

ReLu on a vector: f(x) = max(0, x)

For each element x\_i assuming int8

- 1 read: 1 bytes
- 1 comparison
- 1 write: 1 bytes

Arithmetic intensity: 1 /2 < 1

Much less memory bandwidth bound!

#### Int8 weight only quantization

```
x: bf16[1, K]
weight: int8[K, N]
@torch.compile
def int8_mm(x, weight):
    return F.linear(x, weight.to(torch.bfloat16))
```

#### **GEMV Weights Loaded Per Second** uncompiled (int8) 1200 torch.compile (int8) uncompiled (fp16) Weights Loaded Per Second (billions) torch.compile (fp16) 1000 800 600 200 1000 2000 3000 4000 5000 6000 7000 8000

K = N =

https://pytorch.org/blog/accelerating-generative-ai-2/

#### Terminology rant

Int 8 is ambiguous

W8A16 -> Int 8 Weights with FP 16 activation

What about gradients and optimizer?

Not applied over all the model! Only the linear layers

Also how the heck do people run smaller than int 8 without Pytorch support?

# Digression: Bit packing

```
1 import torch
 3 def pack(uint4 1, uint4 2):
       return (uint4_1 & 0x0F) | ((uint4_2 & 0x0F) << 4)
 6 def unpack(uint8):
      uint4 1 = uint8 & 0x0F
      uint4_2 = (uint8 >> 4) & 0x0F
 8
      return uint4_1, uint4_2
10
12 def uint4_vector_addition(vec1, vec2):
       uint4_1_1, uint4_1_2 = unpack(vec1)
13
14
      uint4 2 1, uint4_2_2 = unpack(vec2)
15
16
      sum_1 = (uint4_1_1 + uint4_2_1) % 16
17
      sum 2 = (uint4 1 2 + uint4 2 2) % 16
18
19
       return pack(sum_1, sum_2)
20
21 # Create example vectors
22 vec1 = torch.tensor([pack(torch.tensor(3), torch.tensor(7)), pack(torch.tensor(12), torch.tensor(1))], dtype=torch.uint8)
23 vec2 = torch.tensor([pack(torch.tensor(4), torch.tensor(2)), pack(torch.tensor(6), torch.tensor(9))], dtype=torch.uint8)
25 # Perform uint4 vector addition
26 result = uint4_vector_addition(vec1, vec2)
28 # Unpack the result to see the uint4 values
29 result_unpacked = [unpack(r) for r in result]
30 print(result_unpacked)
```

# What about compute bound problems?



Public Domain, https://commons.wikimedia.org/w/index.php?curid=656166

# Compilers W kernel authors

#### Response

Official Comment Authors 23 Nov 2023, 04:00 Everyone

#### Comment:

Thank you for the detailed and constructed feedback.

Q: Figure 5 baselines.

A: Here we measure just the attention decoding operation, not the end-to-end latency. We agree that CUDA graph helps end-to-end generation speed, especially for small models where the CPU overhead can be large. We have benchmarked the kernel generated by torch.compile which is faster than Pytorch eager but still not as fast as the hand-written kernel from FasterTransformer. FA2 decoding kernel is faster still.

#### Q: Comparison to compilers.

A: Compilers can generally perform fusion. However, optimizations that require mathematical rewriting of the same expression (while maintaining numerical stability) are generally harder for compilers. Jax uses the powerful XLA compiler, but currently the best implementation of attention on TPUs is a version of FA2 implemented in Pallas, where the programmer still specifies some details (which elements should be in HBM vs SRAM) leaving the Pallas compiler to generate code to invoke the systolic array for matmuls or vector units for other computation.

Q: gap between different implementations, e.g. xformers, Cutlass, Triton.

xformers uses cutlass to implement a similar algorithm to FA, while Triton generates ptx directly. The differences in speed are due to low-level implementation: e.g. the Triton compiler only deals with power-of-2 block sizes, while with cutlass one can use non-power-of-2 block sizes. The triton compiler will use async memory copy automatically, while with Cutlass one has to spend more effort to use these hardware features.

Q: Change in hardware trend.

This is a great question. HBM bandwidth not increasing as fast as matmul FLOPs means that techniques such as FA/FA2 will be even more relevant in the future. New hardware features (asynchronous computation, dataflow architecture) might require new ideas to efficiently use the hardware, and is an exciting future area.


Q: FA2 with variable sequence lengths.

FA2 does support variable sequence lengths. Sequences are concatenated with no padding token, with an array indicating the lengths of each sequences. This is convenient for settings where sequences can have different lengths, and avoids wasting computation on padded tokens.

Add:

**Public Comment** 

#### Flash Attention



#### Algorithm 3 Safe softmax with online normalizer calculation

```
1: m_0 \leftarrow -\infty

2: d_0 \leftarrow 0

3: for j \leftarrow 1, V do

4: m_j \leftarrow \max(m_{j-1}, x_j)

5: d_j \leftarrow d_{j-1} \times e^{m_{j-1} - m_j} + e^{x_j - m_j}

6: end for

7: for i \leftarrow 1, V do

8: y_i \leftarrow \frac{e^{x_i - m_V}}{d_V}


9: end for
```

#### Learn the basics of CUDA

Read the book

Do the exercises

Ask questions on <a href="mailto:discord.gg/cudamode">discord.gg/cudamode</a>



# Tools of the trade: torch.utils.cpp\_extension.load\_inline()

Load a cuda file or string directly in your PyTorch programs


Will auto generate files with the right headers and build scripts for you

```
cpp_source = "torch::Tensor square_matrix(torch::Tensor matrix);"

# Load the CUDA kernel as a PyTorch extension
square_matrix_extension = load_inline(
    name='square_matrix_extension',
    cpp_sources=cpp_source,
    cuda_sources=cuda_source,
    functions=['square_matrix'],
    with_cuda=True,
    extra_cuda_cflags=["-02"],
    build_directory='./load_inline_cuda',
    # extra_cuda_cflags=['--expt-relaxed-constexpr']
)

a = torch.tensor([[1., 2., 3.], [4., 5., 6.]], device='cuda')
print(square_matrix_extension.square_matrix(a))
```

#### Tools of the trace: ncu



https://docs.nvidia.com/nsight-compute/NsightCompute/index.html https://www.youtube.com/watch?v=SGhfUhlowB4

#### Go deeper

Learn Triton <a href="https://github.com/cuda-mode/triton-index/">https://github.com/cuda-mode/triton-index/</a> (ChatGPT is not great at Triton let's create more tokens)

Start a working group in <u>discord.gg/cudamode</u> to keep yourself accountable Ship your custom kernels

- 1. CUDA: <a href="https://github.com/pytorch/ao/issues/137">https://github.com/pytorch/ao/issues/137</a>
- 2. Triton: https://pytorch.org/tutorials/recipes/torch\_compile\_user\_defined\_triton\_kernel\_tutorial.html

#### Why write custom CUDA/Triton kernels?

Intrinsic: It's fun

Extrinsic: People will never want slower models

Public docs are not great on these topics so easiest to learn via mentorship that's why I'm so passionate about <u>discord.gg/cudamode</u>

# How to make PyTorch models faster?

Fuse more: torch.compile(model)

Use tensor cores: torch.set\_float32\_matmul\_precision("high")

Reduce overhead: torch.compile(model, mode="reduce-overhead")

Quantize: Moving fast <a href="https://github.com/pytorch/ao">https://github.com/pytorch/ao</a>

Use a custom kernel: Join <u>discord.gg/cudamode</u>

### Why I'm working on ao

torch.compile has solved my fusion, overhead and tensor core problems

Quantization and custom kernel space is moving really fast

- 1. fp4/6/8
- 2. Int 3/4/5
- 3. Bitnet

A lot of kernel development is social so my online diet has become

- https://github.com/pytorch/ao
- 2. <u>discord.gg/cudamode</u>

If you want your first GPU optimization project please reach out to me on CUDA MODE

#### Learn more

#### Free hardware

- https://lightning.ai/
- https://colab.research.google.com/

#### The basics

- discord.gg/cudamode
- https://www.youtube.com/@CUDAMODE
- https://github.com/cuda-mode/resource-stream
- PMPP book

#### Optimizing PyTorch code

- https://pytorch.org/blog/accelerating-generative-ai/
- https://pytorch.org/blog/accelerating-generative-ai-2/

#### Optimizing CUDA code

- https://thundercats.fandom.com/wiki/Thunderkittens
- https://github.com/NVIDIA/cutlass
- https://github.com/NVIDIA/cccl
- https://github.com/NVIDIA/cuCollections

#### Optimizing Triton code

https://github.com/cuda-mode/triton-index/

# Enjoy the rest of the workshop!