

CSE331 HOMEWORK 2 REPORT

32-BIT ALU DESIGN


Introduction

ALU(Arithmetic Logic Unit) is a complex component that computes the specified operation given through input by user. The Arithmetic Logic Unit(ALU) that designed in this project supports five operations:

AND,OR,ADD,SUBTRACTION,SET-LESS-THAN

ALU takes given 2 32-bit number as parameter for computing and also 3 choice bits(AluOp[0:2]) to determine which operation will be performed.


Structural Design



32-Bit Alu is compose of combining 32 1-bit alu as putting them sequential in a order.

In order to achieve this,first of all 1-bit alu needed to be designed.

The structural logic of 1-bit alu is explained below.



This structure performs the 4 operation for 1-bit input by using 4x1 multiplexer and an XOR gate.

Therefore the 4x1 multiplexer and XOR modules were needed to be created before designing 1-bit ALU.

XOR Module:

```
1 module myXOR (  
2     input inputXOR1,  
3     input inputXOR2,  
4     output outputXOR  
5 );  
6     wire inputXOR1_not, inputXOR2_not;  
7     wire wireXOR1,wireXOR2;  
8     not notForXor1 (inputXOR1_not, inputXOR1);  
9     not notForXor2 (inputXOR2_not, inputXOR2);  
10    and andForXor1 (wireXOR1, inputXOR1_not, inputXOR2);  
11    and andForXor2 (wireXOR2, inputXOR2_not, inputXOR1);  
12    or orForXor1 (outputXOR, wireXOR1, wireXOR2);  
13 endmodule
```

5 gates are used to design XOR Module

4x1 Mux Module:

```
1 module FourToOneMux(  
2     input i0,  
3     input i1,  
4     input i2,  
5     input i3,  
6     input s0,  
7     input s1,  
8     output resultMux  
9 );  
10     wire not_s0,not_s1;  
11     wire m00,m01,m10,m11;  
12     wire r00,r01,r10,r11;  
13     wire sum1,sum2;  
14     not notForMux1 (not_s0,s0);  
15     not notForMux2 (not_s1,s1);  
16     and andForMux1 (m00,not_s1,not_s0);  
17     and andForMux2 (m01,not_s1,s0);  
18     and andForMux3 (m10,s1,not_s0);  
19     and andForMux4 (m11,s1,s0);  
20  
21     and andForMux5 (r00,m00,i0);  
22     and andForMux6 (r01,m01,i1);  
23     and andForMux7 (r10,m10,i2);  
24     and andForMux8 (r11,m11,i3);  
25  
26     or orForMux1 (sum1,r00,r01);  
27     or orForMux2 (sum2,r10,r11);  
28     or orForMux3 (resultMux,sum1,sum2);  
29 endmodule
```

13 logic Gates are used to create 4x1 mux

1-Bit-Alu Module:

```
module OneBitAlu(  
    input al,  
    input bl,  
    input less1,  
    input cin1,  
    input aluOP0,  
    input aluOP1,  
    input aluOP2,  
    output cout1,  
    output r1  
);  
    wire xorBi;  
    myXOR xorFor1Bit1(bl, aluOP2, xorBi);  
    wire andAB,orAB;  
    and andFor1Bit1 (andAB,al,xorBi);  
    or rFor1Bit1 (orAB,al,xorBi);  
    wire notAB;  
    not notFor1Bit1 (notAB,andAB);  
    wire w1;  
    and andFor1Bit2 (w1,notAB,orAB);  
    wire orGate;  
    or orFor1Bit2 (orGate,cin1,w1);  
    wire andGate;  
    and andFor1Bit3 (andGate,cin1,w1);  
    or rFor1Bit3 (cout1,andAB,andGate);  
    wire w2;  
    not notFor1Bit2 (w2,andGate);  
endmodule
```

1-Bit-Alu uses 9 logic Gates additional to 4x1 mux and an XOR gate which makes total number logic Gates = $9 + 13 + 5 = 27$

Note: The most significant bit of 32 bit alu is a msb alu which has additional 2 xor gate which makes it $27 + 2 \times 5 = 37$.

32-Bit-ALU Module:

As mentioned in 1-Bit-Alu module, 32-bit Alu is a combining of 31 1-bit-alus and a 1-bit-msb-alu. In order to compute Z value, 31 or gates are used. Therefore the total number of logic Gates is $37 + 31 \times 27 + 31 = 905$

TESTBENCH

The program tested with 4 different input pair of A and B and also for 5 operation that 32-Bit-Alu supports. The testbench code is below

```
initial begin
    arrayA = 32'b0000000000000100000100001000000011;
    arrayB = 32'b0000000000000000100000001000000001;
    aluop = 3'b000;
    #20
    arrayA = 32'b0000000000000000111100000000000010;
    arrayB = 32'b00000000000000000000000000001001001;
    aluop = 3'b001;
    #20
    arrayA = 32'b0000000000000000000000000000000010;
    arrayB = 32'b0000000000000000000000000000000001;
    aluop = 3'b010;
    #20
    arrayA = 32'b000000000000000000000000000000001111;
    arrayB = 32'b00000000000000000000000000000000011;
    aluop = 3'b110;
    #20
    arrayA = 32'b0000000000000000000000000000000001;
    arrayB = 32'b00000000000000000000000000000000111;
    aluop = 3'b111;
    #20
    $finish;
end
```

For each time shift the output is below:

	Msgs	
/ThirtyTwoBitAlu_tb/aluop	111	000
/ThirtyTwoBitAlu_tb/arrayA	0000000000000000...	00000000000100000100001000000011
/ThirtyTwoBitAlu_tb/arrayB	0000000000000000...	0000000000000100000001000000001
/ThirtyTwoBitAlu_tb/result	1000000000000000...	000000000000000000001000000001
/ThirtyTwoBitAlu_tb/set	St1	

In the input above, the user input for operation is 000 which means add operation. 32-bit numbers (A, B) and result (R) are:

A: 000000000000100000100001000000011

B: 00000000000000010000000100000001

R: 00000000000000000000000100000001

Which is correct result.

	Msgs	
/ThirtyTwoBitAlu_tb/aluop	111	001
/ThirtyTwoBitAlu_tb/arrayA	000000000000...	0000000000000111100000000000010
/ThirtyTwoBitAlu_tb/arrayB	000000000000...	000000000000000000000001001001
/ThirtyTwoBitAlu_tb/result	100000000000...	0000000000000111100000001001011
/ThirtyTwoBitAlu_tb/set	St1	

Second operator is or(001)

A: 00000000000000011110000000000010

B: 00000000000000000000000001001001

R: 000000000000000111100000001001011

Correct answer.

	Msgs	
+ /ThirtyTwoBitAlu_tb/aluop	111	010
+ /ThirtyTwoBitAlu_tb/arrayA	000000000000...	000000000000000000000000000010
+ /ThirtyTwoBitAlu_tb/arrayB	000000000000...	000000000000000000000000000001
+ /ThirtyTwoBitAlu_tb/result	100000000000...	000000000000000000000000000011
+ /ThirtyTwoBitAlu_tb/set	St1	

Third operator is add(010)

A:00000000000000000000000000000010

B:00000000000000000000000000000001

R: 00000000000000000000000000000011

correct answer.

	Msgs	
+ /ThirtyTwoBitAlu_tb/aluop	111	110
+ /ThirtyTwoBitAlu_tb/arrayA	000000000000...	00000000000000000000000000001111
+ /ThirtyTwoBitAlu_tb/arrayB	000000000000...	0000000000000000000000000000011
+ /ThirtyTwoBitAlu_tb/result	100000000000...	00000000000000000000000000001100
+ /ThirtyTwoBitAlu_tb/set	St1	

Fourth operation is subtraction(110)

A:0000000000000000000000000000001111

B:000000000000000000000000000000011

R: 0000000000000000000000000000001100

correct answer.

[illegible]

The last operation is set-less-than(111)

A:00000000000000000000000000000000000001

B: 000000000000000000000000000000000000111

In set-less-than operation,

- i) if $A < B$, then $z = 1$
- ii) if $A > B$, then $z = 0$

In this example A is less than B. Therefore the Z output has value of 1.