CS 223 - Digital Design

Section 4


Melike Demirci 21702346

Lab04

22/04/2020

(b) Synchronously resettable D flip-flop

(c) Draw a circuit schematic (block diagram) for the internal design of the multifunction register by using 4:1 multiplexers and synchronously resettable D flip-flops.



(d) *Structural* module for the Multifunction Register. For the simulation this module is used but for the FPGA there is another module which includes clock divider.

Module for the FPGA(normal MultifunctionReg and Clock Divider used together)

Testbench

```
module MultiReg_tb();
logic clk, reset, shr_in, shl_in;
logic [1:0] select;
logic [3:0] in;
logic [3:0] q;
MultifunctionReg mReg(clk, reset, shr_in, shl_in,select,in,q); // instantiate dut
always
  begin
    clk = 1; #10; clk = 0; #10;
  end
initial begin
  in = 4'b1010;
  shr_in = 1;
  shl_in = 1;
  reset = 1; #100;
  select[1] = 0; select[0] = 0; #100;
  select[1] = 0; select[0] = 1; #100;
  select[1] = 1; select[0] = 0; #100;
  select[1] = 1; select[0] = 1; #100;
  reset = 0; #100;
  select[1] = 0; select[0] = 0; #100;
  select[1] = 0; select[0] = 1; #100;
  select[1] = 1; select[0] = 0; #100;
  select[1] = 1; select[0] = 1; #100;
end
endmodule
```

Simulation showed that the module MultifunctionReg works correctly.

