CS 223 - Digital Design

Section 4


Melike Demirci 21702346

Lab05

26/04/2020

b) Number of flip-flops needed = 3 because there are 8 states $(2^3 = 8)$

c) State Transition Diagram



State Transition Table

Current	Inp	Next	
State S	Та	Tb	State S'
S0	1	X	S0
S0	0	X	S1
S1	Х	Х	S2
S2	Х	Х	S3
S3	X	Х	S4
S4	X	1	S4
S4	X	0	S5
S5	X	Х	S6
S6	Х	Х	S7
S 7	X	Х	S0

Cu	rrent S S	tate	Inp	uts	N	ext Sta S'	te	Out	put
S ₂	S ₁	S ₀	Та	Tb	S ₂ '	S ₁ '	S ₀ '	La	Lb
0	0	0	1	Х	0	0	0	111	100
0	0	0	0	Х	0	0	1	111	100
0	0	1	Х	Х	0	1	0	110	100
0	1	0	Χ	Х	0	1	1	100	100
0	1	1	Х	Х	1	0	0	100	110
1	0	0	Χ	1	1	0	0	100	111
1	0	0	Χ	0	1	0	1	100	111
1	0	1	Χ	Х	1	1	0	100	110
1	1	0	Х	Х	1	1	1	100	100
1	1	1	Χ	Х	0	0	0	110	100

State	Encoding
S0	000
S1	001
S2	010
S3	011
S4	100
S5	101
S6	110
S7	111

Output	Encoding
Green	111
Yellow	110
Red	100

```
Next State:

S_2' = S_2 S_0' + S_2 S_1' + S_2' S_1 S_0

S_1' = S_1 \bigoplus S_0

S_3' = S_1 S_0' + S_2' S_1' S_0' T_a' + S_2 S_1' S_0' T_b'

Output:

L_{a0} = S_2' S_1' S_0' L_{b0} = S_2 S_1' S_0'

L_{a1} = S_2' S_1' + S_2 S_1 S_0 L_{b1} = S_2 S_1' + S_2' S_1 S_0
```

 $L_{b2} = 1$

 $L_{a2} = 1$

d)

```
module clockDivider(input logic clk,
output logic slowerClk);
logic [27:0] clk_counter;
always @(posedge clk)
    begin
        if(clk_counter >= 199999999)
        clk_counter <= 0;
    else
        clk_counter <= clk_counter + 1;
    end
assign slowerClk =(clk_counter == 199999999)? 1:0;
endmodule</pre>
```

```
module trafficLightFSM(input logic clk, reset, tA, tB,
    output logic [2:0] 1A, [2:0] 1B);
                                                                                    s1:
    typedef enum logic [2:0] {S0, S1, S2, S3, S4, S5, S6, S7} statetype;
                                                                                        begin
                                                                                        1A= yellow;
    statetype [2:0] state, nextstate;
    parameter red = 3'b100;
                                                                                        1B= red;
                                                                                        end
    parameter yellow = 3'b110;
    parameter green = 3'b111;
                                                                                    S2:
                                                                                        begin
                                                                                        1A= red;
    // State Register
                                                                                        1B= red;
    always_ff @(posedge clk, posedge reset)
    if (reset)
                                                                                        end
       state <= S0;
                                                                                    s3:
                                                                                        begin
    else
                                                                                        1A= red;
       state <= nextstate;
                                                                                        1B= yellow;
                                                                                        end
                                                                                    S4:
    // Next State Logic
                                                                                        begin
    always_comb
                                                                                        1A= red;
    case (state)
        s0:
                                                                                        lB= green;
            if (tA)
                                                                                        end
                                                                                    S5:
                nextstate = S0;
                                                                                        begin
            else
                                                                                        lA= red;
                nextstate = S1;
                                                                                        1B= yellow;
        S1: nextstate = S2;
        S2: nextstate = S3;
                                                                                        end
                                                                                    s6:
        S3: nextstate = S4;
        S4:
                                                                                        begin
                                                                                        1A= red;
            if (tB)
                                                                                        1B= red;
                nextstate = S4;
                                                                                        end
            else
                                                                                    s7:
                nextstate = S5;
                                                                                        begin
        S5: nextstate = S6;
                                                                                        1A= yellow;
        S6: nextstate = S7;
                                                                                        lB= red;
        S7: nextstate = S0;
                                                                                        end
    endcase
                                                                                endcase
    // Output Logic
                                                                           endmodule
    always_comb
    case (state)
        s0:
            begin
            1A= green;
            1B= red;
            end
```

```
module trafficLightFSM_tb();
    logic clk, reset, tA, tB;
   logic [2:0] 1A, 1B;
    trafficLightFSM dut(clk, reset, tA, tB, lA, lB);
    initial
       begin
                                 #100
            reset = 1;
           reset = 0;
           tA = 0; tB = 0;
                                 #80;
           tA = 0; tB = 1;
                                 #80;
           tA = 0; tB = 0;
                                 #100;
           tA = 1; tB = 0;
                                 #80;
           tA = 0; tB = 0;
                                 #100;
           tA = 1; tB = 1;
                                 #80;
           reset = 1;
           tA = 0; tB = 0;
                                 #80;
           tA = 0; tB = 1;
                                 #80;
           tA = 0; tB = 0;
                                 #100;
           tA = 1; tB = 0;
                                 #80;
           tA = 0; tB = 0;
                                 #100;
            tA = 1; tB = 1;
                                  #80;
        end
    always
       begin
            clk <= 1;
                                 #5;
            clk <= 0;
                                 #5;
        end
endmodule
```