

High Performance Tri-Gate GaN Power MOSHEMTs on Silicon Substrate

Jun Ma and Elison Matioli

Abstract—We demonstrate high-performance GaN power metal-oxide-semiconductor high electron mobility transistors (MOSHEMTs) on silicon substrate based on a nanowire tri-gate architecture. The common issue of partial removal of carriers by nanowire etching in GaN tri-gate transistors was resolved mainly by optimized tri-gate geometry, including filling factor and trench width. The tri-gate reduced the OFF-state leakage current (I_{OFF}) and the subthreshold slope, increased the ON/OFF ratio, and improved the breakdown voltage (V_{BR}) of the device. With a gate-to-drain separation (L_{GD}) of 5 μ m, the tri-gate MOSHEMTs exhibited V_{BR} of 792 V at I_{OFF} of 0.3 μ A/mm, along with a small specific ON-resistance $(R_{ON,SP})$ of 0.91 \pm 0.08 m Ω ·cm². With $L_{\rm GD}$ of 15 μ m, hard $V_{\rm BR}$ of 1755 V at $I_{\rm OFF}$ of 45 μ A/mm with high soft $V_{\rm BR}$ of 1370 V at $I_{\rm OFF}=1~\mu{\rm A/mm}$ were achieved, rendering excellent highpower figure of merits (FOMs) up to 1.25 GW/cm². These results unveil the significant potential of nanostructured GaN transistors for future power applications.

Index Terms—GaN, HEMT, tri-gate, breakdown.

I. INTRODUCTION

TANOWIRE tri-gate architectures have recently attracted large attention for GaN HEMTs. Compared with conventional planar gates, the tri-gate offers additional electrostatic control from sidewall gates, which reduces IOFF and subthreshold slope (SS) [1], [2]. Furthermore, the larger surface area of the tri-gate enhances heat dissipation of the device [3], [4]. Considering the superior Baliga FOM of GaN, tri-gate GaN HEMTs are very promising for future efficient power conversion. However, an important drawback of this approach is the degraded on-resistance (R_{ON}) and drain current (I_D) due to the partial removal of the two-dimensional electron gas (2DEG) when etching nanowires in the tri-gate region. Such degradation is detrimental for power devices, and has not been resolved up to now in the few reports on trigate GaN (MOS)HEMTs [1]-[6]. More importantly, the full potential of tri-gates for power applications has not yet been understood nor demonstrated.

Manuscript received January 21, 2017; accepted January 27, 2017. Date of publication January 31, 2017; date of current version February 22, 2017. This work was supported in part by the European Research Council (ERC) under the European Union's H2020 programme/ERC Grant Agreement 679425 and in part by the Swiss National Science Foundation under Assistant Professor (AP) Energy Grant PYAPP2_166901. The review of this letter was arranged by Editor T. Egawa.

The authors are with the Power and Wide-band-gap Electronics Research Laboratory (POWERlab), École polytechnique fédérale de Lausanne (EPFL), CH-1015 Lausanne, Switzerland (e-mail: jun.ma@epfl.ch; elison.matioli@epfl.ch).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LED.2017.2661755




Fig. 1. (a) Schematic of the fabricated tri-gate MOSHEMTs. (b) Cross-sectional schematic of the tri-gate region. (c) Equivalent circuit of the tri-gate MOSHEMTs. (d)-(e) Top-view SEM images of the tri-gate MOSHEMTs. The inset shows an SEM image of nanowires without dielectric and gate metal.

In this work we present high voltage GaN trigate power MOSHEMTs on silicon presenting smaller SS of 93 \pm 7 mV/dec and I_{OFF} of 0.28 \pm 0.12 nA/mm, and a larger ON/OFF ratio beyond 10⁹, compared to planar devices. The issue of partial removal of the 2DEG in the tri-gate region was mainly resolved by optimizing the tri-gate geometry. With L_{GD} of 5 μ m, the tri-gate MOSHEMTs exhibited V_{BR} of 792 V at I_{OFF} of 0.3 μ A/mm, with low $R_{ON,SP}$ of 0.91 \pm 0.08 m Ω ·cm². With L_{GD} of 15 μ m, hard V_{BR} of 1755 V at I_{OFF} of 45 μ A/mm with high soft V_{BR} of 1370 V at $I_{OFF} = 1$ μ A/mm were achieved.

II. DEVICE STRUCTURE

The AlGaN/GaN epitaxy in this work consisted of 3.75 μ m of buffer, 0.3 μ m of un-doped GaN (u-GaN) channel, 23.5 nm of AlGaN barrier and 2 nm of u-GaN cap layers. The schematics, an equivalent circuit and scanning electron microscopy (SEM) images of the tri-gate MOSHEMTs are shown in Fig. 1. The device fabrication started with e-beam lithography to define the mesa and nanowires, which were then etched by Cl₂-based inductively coupled plasma and followed by ohmic metal deposition and rapid thermal annealing. The height (h) of the nanowires was about 166 nm. The nanowire width (w) was 600 nm and period (p) was 750 nm, corresponding to a filling factor (FF = w/p) of \sim 0.8. Then




Fig. 2. (a) Transfer (at $V_{\rm D}=5$ V) and (b) output characteristics of the MOSHEMTs normalized by device width of 60 μ m. The $L_{\rm GS}$, $L_{\rm G}$ and $L_{\rm GD}$ were 1.5, 2.5 and 10 μ m, respectively, and the *FF* for the Tri-gate was 0.8.

20 nm of Al_2O_3 was deposited by atomic layer deposition as the gate dielectric. Finally the gate was formed using Ni/Au, which was later used as the mask for removal of the Al_2O_3 in access/ohmic regions. AlGaN/GaN MOSHEMTs with similar dimensions but planar gates fabricated on the same chip were taken as reference, for which the Al_2O_3 was also removed in their access regions. Device characteristics such as R_{ON} , I_{D} , I_{OFF} and transconductance (g_m) were normalized by device width $(60 \ \mu m)$ in both planar and tri-gate devices, and their error bars were determined from measurements on up to 10 separate devices of the same kind.

III. RESULTS AND DISCUSSION

As shown in Fig. 2(a), the planar (Planar) and tri-gate (Tri-gate) MOSHEMTs presented similar $g_{\rm m}$ of 66.1 \pm 2 and 68.5 ± 3 mS/mm, respectively, and similar I_D at $V_G = 5$ V but different threshold voltages (V_{TH}) . The reduced V_{TH} is mainly due to strain relaxation of the AlGaN/GaN nanowires [7]-[9] in addition to sidewall gate modulation, on which a physics-based model and detailed analysis will be reported elsewhere. $I_{\rm OFF}$ was reduced from 1.4 \pm 0.7 to 0.28 ± 0.12 nA/mm and SS was improved from 98 \pm 14 to 93 \pm 7 mV/dec due to the better gate control of the tri-gate. The Planar and Tri-gate showed similar maximum $I_{\rm D}$ of 565 \pm 24.5 and 535 \pm 23.4 mA/mm at $V_{\rm G}$ = 5 V (Fig. 2(b)), which is a small difference considering the error bars. Furthermore, considering the difference of 1.5 V in $V_{\rm TH}$, the Tri-gate actually exhibited the same I_D as the Planar at the same gate driving voltage ($V_{\rm G}$ - $V_{\rm TH}$). $R_{\rm ON}$ of the Planar and Tri-gate was 9.08 ± 0.16 and $9.01 \pm 0.07 \Omega$ ·mm, respectively, extracted from I_D - V_D sweeps in linear region.

The similar on-state performances presented by the Tri-gate compared to the Planar suggests that the degradation due to the partial removal of 2DEG by nanowire etching was resolved, which is mainly due to the optimized tri-gate geometry. Figure 3 compares I_D - V_D characteristics of tri-gate MOSHEMTs with different FFs, which reveals an increase in I_D and reduction in R_{ON} with larger FF. This is firstly attributed to the wider effective channel with increased FF due to the larger total width of unetched areas, as shown in the insets of Fig. 3. Secondly, the smaller width of each trench (etched area of the tri-gate structure) with increasing FF reduced the spreading resistance in the tri-gate




Fig. 3. Output characteristics at $V_{\rm G}=5$ V of tri-gate MOSHEMTs with the same w of 600 nm but different *FFs*. The insets show top-view SEM images of tri-gate MOSHEMTs with *FFs* of 0.5 and 0.8. The $L_{\rm GS}$, $L_{\rm G}$ and $L_{\rm GD}$ were 1.5, 2.5 and 10 μ m, respectively.




Fig. 4. (a) OFF-state breakdown characteristics of the planar and tri-gate (FF=0.8) MOSHEMTs with different $L_{\rm GD}$, measured with floating substrate. (b) Extracted $L_{\rm GD}$ -dependent $R_{\rm ON}$ and $V_{\rm BR}$ of the MOSHEMTs. The breakdown was defined at $I_{\rm OFF} \leq 1~\mu{\rm A/mm}$.

region [10]–[12]. Furthermore, the small length of the tri-gate relative to the source-to-drain distance is also important. The estimated increase in resistance between the source and drain due to the etching of the tri-gate length of 700 nm with *FF* of 80% is only 1.25%, which is within the measurement error bars and supports the observation of similar on-resistances (Fig. 4) (this estimation considers only the degradation in resistance due to etching of the trenches, and neglects other effects such as spreading resistance and strain relaxation). In addition to the geometry, two other factors compensate the effect of 2DEG etching in the recessed regions: reduced self heating [4], [13] and additional conduction channels at the trenches, which functions as a MOSFET (accumulation mode) in parallel with the tri-gate transistor (Fig. 1(c)) [3].

Three-terminal breakdown voltages of the MOSHEMTs were measured with floating substrate (Fig. 4), where two types of breakdown are discussed: hard (when device breaks) and soft (when I_{OFF} reaches 1 μ A/mm) breakdowns. As shown in Fig. 4(a), the hard $V_{\rm BR}$ of the Tri-gate with $L_{\rm GD}$ of 5, 10 and 15 μ m were 792, 1100 and 1755 V at I_{OFF} of 0.3, 0.3 and 45 μ A/mm, respectively. Compared with the Planar, the tri-gate presented larger $V_{\rm BR}$ when $L_{\rm GD} < 15~\mu{\rm m}$, which is mainly due to the increased effective $L_{\rm GD}$ and the integrated plate (FP) in the Tri-gate (Fig. 1(e)). The effective gate control or pinch-off of the channel by V_G in the Trigate happens mainly within the nanowires. This shifts the gate edge from the drain-side edge of the gate metal to the drain-side edge of the nanowires, which increases the effective $L_{\rm GD}$ by 1.3 μ m. The critical field strength, extracted from the $V_{\rm BR}$ - $L_{\rm GD}$ curve of the Planar, was about 107 V/ μ m, thus the




Fig. 5. $R_{\rm ON,SP}$ versus $V_{\rm BR}$ benchmarks of the tri-gate MOSHEMTs with state-of-the-art GaN E/D-mode (MOS)HEMTs on silicon by defining $V_{\rm BR}$ at $I_{\rm OFF} \leq 1$ mA/mm (a) and ≤ 1 μ A/mm (b). For fair comparison, literature results with unspecified $R_{\rm ON}$ or $I_{\rm R}$ were not included.

increase in effective $L_{\rm GD}$ led to an increase of 140 V in $V_{\rm BR}$. In addition, the planar portion of the MOS structure close to the drain side of the gate functioned as a gate-connected FP due to its more negative pinch-off voltage as compared to the tri-gate region (Fig. 2(a)). With increasing V_D , the heterostructure under the FP is depleted, reducing the electric field in the tri-gate region and leading to the enhanced $V_{\rm BR}$ [14]–[16]. Although other factors in the Tri-gate may also improve the $V_{\rm BR}$ due to 3-D geometry of the tri-gate, we consider these effects to be minor, since tri-gate transistors without the integrated FP in the literature exhibited similar $V_{\rm BR}$ to their counterpart planar transistors ([17], [18]). For $L_{\rm GD} \geq 15 \ \mu {\rm m}$, hard $V_{\rm BR}$ of all devices saturated at ~ 1760 V, indicating that $V_{\rm BR}$ was limited by the buffer and silicon substrate, in agreement with [19]–[21]. Figure 4(b) shows the R_{ON} and soft $V_{\rm BR}$ of the devices versus $L_{\rm GD}$. The Planar and Tri-gate exhibited similar R_{ON} , which were linearly dependent on L_{GD} . For $L_{\rm GD} \leq 10 \ \mu \rm m$, there was no difference between soft and hard breakdown since I_{OFF} was always below 1 μ A/mm. With $L_{\rm GD} \geq 15 \ \mu \rm m$, the soft $V_{\rm BR}$ also saturated, which was limited again by the buffer layers.

The Tri-gate was benchmarked against state-of-the-art GaN (MOS)HEMTs on silicon using two commonly-used definitions of $V_{\rm BR}$ ($I_{\rm OFF} \leq 1$ mA/mm and ≤ 1 μ A/mm).

For calculation of the specific R_{ON} ($R_{ON,SP}$), 1.5 μ m of transfer length for each ohmic contact was taken into account. Benchmark for V_{BR} at $I_{OFF} \le 1$ mA/mm is shown in Fig. 5(a). The Tri-gate with $L_{\rm GD}$ of 5, 10 and 15 $\mu \rm m$ exhibited high power FOM of 688, 791 and 1252 MW/cm², respectively, indicating their excellent performance as power transistors. However, 1 mA/mm is a large leakage level to determine $V_{\rm BR}$ for power devices, as devices with $V_{\rm BR} > 1000$ V would present prohibitively large off-state dissipated power over 1 W/mm. 1 μ A/mm is now becoming more common in the literature as it represents a fairer comparison of voltage blocking performance of power devices. Figure 5(b) presents the benchmark with $V_{\rm BR}$ at $I_{\rm OFF} \leq 1~\mu \, {\rm A/mm}$. The $V_{\rm BR}$ for all reference devices was re-calculated based on the reported data following the definition of VBR at IOFF of 1 μ A/mm. The 5- μ m- L_{GD} Tri-gate exhibited high V_{BR} of 792 V at small I_{OFF} of 0.3 μ A/mm, along with small $R_{ON,SP}$ of $0.91 \pm 0.08 \text{ m}\Omega \cdot \text{cm}^2$, which is, to the best of our knowledge, the smallest $R_{ON,SP}$ among GaN (MOS)HEMTs on silicon with $V_{\rm BR} > 700$ V. The 15- μ m- $L_{\rm GD}$ Tri-gate presented high $V_{\rm BR}$ of 1370 V at 1 μ A/mm, very close to the best value obtained by 7.3 μ m of carbon-doped buffer layers [22], despite its much thinner buffer of 3.75 μ m. These results indicate the outstanding potential of GaN tri-gate power MOSHEMTs.

IV. CONCLUSION

In this work we demonstrated high performance GaN nanowire tri-gate MOSHEMTs on silicon. The tri-gate reduced the SS and $I_{\rm OFF}$ with an enhanced ON/OFF ratio. The issue on partial removal of the 2DEG by nanowire etching was overcome by optimized tri-gate geometries. The tri-gate also improved the $V_{\rm BR}$ of the devices, resulting in excellent high power FOMs among the state-of-the-art results of GaN (MOS)HEMTs on silicon, demonstrating the enormous potential of nanostructured GaN transistors for the future power conversion.

ACKNOWLEDGMENT

The authors would like to thank the staff in CMi and ICMP cleanrooms at EPFL for technical support.

REFERENCES

- K. Ohi, J. T. Asubar, K. Nishiguchi, and T. Hashizume, "Current stability in multi-mesa-channel AlGaN/GaN HEMTs," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 2997–3004, Oct. 2013.
- [2] B. Lu, E. Matioli, and T. Palacios, "Tri-gate normally-off GaN power MISFET," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 360–362, Mar. 2012, doi: 10.1109/LED.2011.2179971.
- [3] J. Ma, G. Santoruvo, P. Tandon, and E. Matioli, "Enhanced electrical performance and heat dissipation in AlGaN/GaN Schottky barrier diodes using hybrid tri-anode structure," *IEEE Trans. Electron Devices*, vol. 63, no. 9, pp. 3614–3619, Sep. 2016, doi: 10.1109/TED.2016.2587801.
- [4] J. T. Asubar, Z. Yatabe, and T. Hashizume, "Reduced thermal resistance in AlGaN/GaN multi-mesa-channel high electron mobility transistors," *Appl. Phys. Lett.*, vol. 105, no. 5, p. 053510, Aug. 2014, doi: 10.1063/1.4892538.
- [5] K. Ohi and T. Hashizume, "Drain current stability and controllability of threshold voltage and subthreshold current in a multi-mesa-channel AlGaN/GaN high electron mobility transistor," *Jpn. J. Appl. Phys.*, vol. 48, p. 081002, Aug. 2009, doi: 10.1143/JJAP.48.081002.

- [6] T. Tamura, J. Kotani, S. Kasai, and T. Hashizume, "Nearly temperature-independent saturation drain current in a multi-mesachannel AlGaN/GaN high electron mobility transistor," *Appl. Phys. Exp.*, vol. 1, p. 023001, Feb. 2008, doi: 10.1143/APEX.1.023001.
- [7] M. Azize and T. Palacios, "Top-down fabrication of AlGaN/GaN nanoribbons," Appl. Phys. Lett., vol. 98, p. 042103, Jan. 2011, doi: 10.1063/1.3544048.
- [8] O. Landré, D. Camacho, C. Bougerol, Y. M. Niquet, V. Favre-Nicolin, G. Renaud, H. Renevier, and B. Daudin, "Elastic strain relaxation in GaN/AlN nanowire superlattice," *Phys. Rev. B, Condens. Matter*, vol. 81, p. 153306, Apr. 2010, doi: 10.1103/PhysRevB.81.153306.
- [9] S. Liu, Y. Cai, G. Gu, J. Wang, C. Zeng, W. Shi, Z. Feng, H. Qin, Z. Cheng, K. J. Chen, and B. Zhang, "Enhancement-mode operation of nanochannel array (NCA) AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 354–356, Jan. 2012, doi: 10.1109/LED.2011.2179003.
- [10] J. Kedzierski, M. Ieong, E. Nowak, T. S. Kanarsky, Y. Zhang, R. Roy, D. Boyd, D. Fried, and H.-S. P. Wong, "Extension and source/drain design for high-performance FinFET devices," *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 952–958, Apr. 2003.
- [11] A. Dixit, A. Kottantharayil, N. Collaert, M. Goodwin, M. Jurczak, and K. De Meyer, "Analysis of the parasitic S/D resistance in multiple-gate FETs," *IEEE Trans. Electron Devices*, vol. 52, no. 6, pp. 1132–1140, Jun. 2005.
- [12] G. Baccarani and G. A. Sai-Halasz, "Spreading resistance in submicron MOSFET's," *IEEE Electron Device Lett.*, vol. 4, no. 2, pp. 27–29, Feb. 1983, doi: 10.1109/EDL.1983.25635.
- [13] J. Ma and E. Matioli, "Improved electrical and thermal performances in nanostructured GaN devices," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Ho Chi Minh City, Vietnam, Jun. 2016, pp. 1–4, doi: 10.1109/ICICDT.2016.7542061.
- [14] R. Coffie, "Slant field plate model for field-effect transistors," *IEEE Trans. Electron Devices*, vol. 61, no. 8, pp. 2867–2872, Aug. 2014, doi: 10.1109/TED.2014.2329475.

- [15] Y. Dora, A. Chakraborty, L. McCarthy, S. Keller, S. P. DenBaars, and U. K. Mishra, "High breakdown voltage achieved on AlGaN/GaN HEMTs with integrated slant field plates," *IEEE Electron Device Lett.*, vol. 27, no. 9, pp. 713–715, Sep. 2006.
- [16] R. Chu, A. Corrion, M. Chen, R. Li, D. Wong, D. Zehnder, B. Hughes, and K. Boutros, "1200-V normally-off GaN-on-Si field-effect transistors with low dynamic on-resistance," *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 632–634, May 2011, doi: 10.1109/LED.2011.2118190.
- [17] J. H. Seo, Y.-W. Jo, Y. J. Yoon, D.-H. Son, C.-H. Won, H. S. Jang, I. M. Kang, and J.-H. Lee, "Al(In)N/GaN fin-type HEMT with very-low leakage current and enhanced *I–V* characteristic for switching applications," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 855–858, Jul. 2016, doi: 10.1109/LED.2016.2575040.
- [18] X. Tan, X. Y. Zhou, H.-Y. Guo, G.-D. Gu, Y.-G. Wang, X.-B. Song, J.-Y. Yin, Y.-J. Lv, and Z.-H. Feng, "Excellent-performance AlGaN/GaN Fin-MOSHEMTs with self-alighed Al₂O₃ gate dielectric," *Chin. Phys. Lett.*, vol. 33, p. 098501, Apr. 2016, doi: 10.1088/0256-307X/33/9/098501.
- [19] B. Lu and T. Palacios, "High breakdown (>1500 V) AlGaN/GaN HEMTs by substrate-transfer technology," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 951–953, Sep. 2010, doi: 10.1109/LED.2010.2052587.
- [20] Y.-W. Lian, Y.-S. Lin, H.-C. Lu, Y.-C. Huang, and S. S. H. Hsu, "AlGaN/GaN HEMTs on silicon with hybrid Schottky-ohmic drain for high breakdown voltage and low leakage current," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 973–975, Jul. 2012, doi: 10.1109/LED.2012.2197171.
- [21] S. L. Selvaraj, A. Watanabe, A. Wakejima, and T. Egawa, "1.4-kV breakdown voltage for AlGaN/GaN high-electron-mobility transistors on silicon substrate," *IEEE Electron Device Lett.*, vol. 33, no. 10, pp. 1375–1377, Oct. 2012, doi: 10.1109/LED.2012.2207367.
- [22] N. Ikeda, S. Kaya, J. Li, T. Kokawa, M. Masuda, and S. Katoh, "High-power AlGaN/GaN MIS-HFETs with field-plates on Si substrates," in *Proc. 21st Int. Symp. Power Semiconductor Devices IC's*, Barcelona, Spain, Jun. 2009, pp. 251–254, doi: 10.1109/ISPSD.2009.5158049.