

DC ELECTRICAL SPECIFICATIONS

($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$; $GND = 0 \text{ Vdc}$; 40 MHz- $T_A = 0^\circ$ to 70°C , 50 MHz- $T_A = 0^\circ\text{C}$ to $T_C = 80^\circ\text{C}$)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	2.0	V_{CC}	V
Input Low Voltage	V_{IL}	GND - 0.5	0.8	V
Input Leakage Current $GND \leq V_{in} \leq V_{CC}$ BERR, BR, BGACK, CLK, IPL0-IPL2, AVEC, CDIS, DSACK0, DSACK1 HALT, RESET	I_{in}	- 2.5 - 20	2.5 20	μA
Hi-Z (Off-State) Leakage Current ($\approx 2.4 \text{ V}/0.5 \text{ V}$) A0-A31, AS, DBEN, DS, D0-D31, FC0-FC2, R/W, RMC, SIZ0-SIZ1	I_{TSI}	- 20	20	μA
Output High Voltage $I_{OH} = 400 \mu\text{A}$ A0-A31, AS, BG, D0-D31, DBEN, DS, ECS, R/W, IPEND, OCS, RMC, SIZ0-SIZ1, FC0-FC2, CBREQ, CIOUT, STATUS, REFILL	V_{OH}	2.4	—	V
Output Low Voltage $I_{OL} = 3.2 \text{ mA}$ $I_{OL} = 5.3 \text{ mA}$ $I_{OL} = 2.0 \text{ mA}$ $I_{OL} = 10.7 \text{ mA}$ A0-A31, FC0-FC2, SIZ0-SIZ1, BG, D0-D31 CBREQ, AS, DS, R/W, RMC, DBEN, IPEND STATUS, REFILL, CIOUT, ECS, OCS RESET	V_{OL}	— — — —	0.5 0.5 0.5 0.5	V
Power Dissipation ($T_A = 0^\circ\text{C}$)	P_D	—	2.6	W
Capacitance (see Note) $V_{in} = 0 \text{ V}$, $T_A = 25^\circ\text{C}$, $f = 1 \text{ MHz}$	C_{in}	—	20	pF
Load Capacitance ECS, OCS CIOUT, STATUS, REFILL All Other	C_L	—	50 70 130	pF

NOTE: Capacitance is periodically sampled rather than 100% tested.

AC ELECTRICAL SPECIFICATIONS — CLOCK INPUT (see Figure 2)

Num.	Characteristic	20 MHz		25 MHz		33.33 MHz		40 MHz		50 MHz*		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
	Frequency of Operation	12.5	20	12.5	25	20	33.33	25	40	25	50	MHz
1	Cycle Time Clock	50	80	40	80	30	50	25	40	20	40	ns
2, 3	Clock Pulse Width Measured from 1.5 V to 1.5 V	23	57	19	61	14	36	11.5	29	9.5	30.5	ns
4, 5	Clock Rise and Fall Times	—	5	—	4	—	3	—	2	—	2	ns

* $T_{case} = 80^\circ\text{C}$ Maximum