




Figure 2. Clock Input Timing Diagram




Figure 3. Asynchronous Read Cycle Timing Diagram




Figure 4. Asynchronous Write Cycle Timing Diagram




Figure 5. Synchronous Read Cycle Timing Diagram.




Figure 6. Synchronous Write Cycle Timing Diagram




Figure 7. Bus Arbitration Timing Diagram




Figure 8. Other Signal Timings