

TABLE OF CONTENTS

Paragraph Number	Title	Page Number
Section 1		
General Description		
1.1	The Coprocessor Concept.....	1-2
1.2	Hardware Overview.....	1-3
1.2.1	Bus Interface Unit.....	1-6
1.2.2	Coprocessor Interface.....	1-9
1.3	Operand Data Formats.....	1-10
1.3.1	Integer Data Formats.....	1-11
1.3.2	Floating-Point Data Formats.....	1-11
1.3.3	Packed Decimal String Real Data Format.....	1-11
1.3.4	Data Format Summary.....	1-12
1.4	Instruction Set.....	1-12
1.4.1	Moves.....	1-12
1.4.2	Move Multiple Registers.....	1-13
1.4.3	Monadic Operations.....	1-14
1.4.4	Dyadic Operations.....	1-14
1.4.5	Branch, Set, and Trap-On Condition.....	1-15
1.4.6	Miscellaneous Instructions.....	1-15
1.5	Addressing Modes.....	1-15
1.6	MC68882 Programming Considerations.....	1-16
Section 2		
Programming Model		
2.1	Floating-Point Data Registers.....	2-1
2.2	Floating-Point Control Register.....	2-2
2.2.1	FPCR Exception Enable Byte.....	2-2
2.2.2	FPCR Mode Control Byte.....	2-3
2.3	Floating-Point Status Register.....	2-4
2.3.1	FPSR Floating-Point Condition Code Byte.....	2-4
2.3.2	FPSR Quotient Byte.....	2-6
2.3.3	FPSR Exception Status Byte.....	2-6
2.3.4	FPSR Accrued Exception Byte.....	2-7
2.4	Floating-Point Instruction Address Register.....	2-8
Section 3		
Operand Data Formats		
3.1	Integer Data Formats.....	3-1
3.2	Binary Real Data Formats.....	3-2
3.2.1	Normalized Numbers.....	3-4
3.2.2	Denormalized Numbers.....	3-4
3.2.3	Zeros.....	3-5

TABLE OF CONTENTS (Continued)

Paragraph Number	Title	Page Number
3.2.4	Infinites	3-5
3.2.5	Not-A-Numbers.....	3-5
3.2.6	Binary Real Data Summary.....	3-6
3.3	Packed Decimal Real Data Format	3-6
3.4	Internal Data Format.....	3-7
3.5	Format Conversions	3-8
3.5.1	Conversion to Extended Precision Data Format.....	3-8
3.5.2	Conversions to Other Data Formats.....	3-9
3.6	Data Format Details.....	3-9

Section 4 Instruction Set

4.1	Instruction Description Conventions.....	4-1
4.2	Instruction Groups	4-1
4.2.1	Data Movement Operations	4-2
4.2.2	Dyadic Operations	4-2
4.2.3	Monadic Operations.....	4-3
4.2.4	Program Control Operations	4-4
4.2.5	System Control Operations.....	4-5
4.3	Computational Accuracy.....	4-5
4.3.1	Arithmetic Instructions	4-6
4.3.2	Transcendental Instructions	4-7
4.3.3	Decimal Conversions.....	4-8
4.4	Conditional Test Definitions	4-8
4.4.1	IEEE Nonaware Tests	4-10
4.4.2	IEEE Aware Tests	4-11
4.4.3	Miscellaneous Tests.....	4-12
4.5	Detailed Instruction Descriptions	4-12
4.5.1	Addressing Modes.....	4-12
4.5.2	Instruction Description Format	4-13
4.5.3	Operation Tables.....	4-13
4.5.4	NANs.....	4-15
4.5.4.1	Nonsignaling NANs.....	4-15
4.5.4.2	Signaling NANs.....	4-15
4.5.5	Operation Post Processing.....	4-15
4.5.5.1	Setting Floating-Point Condition Codes.....	4-16
4.5.5.2	Underflow, Round, Overflow	4-16
4.6	Individual Instruction Descriptions.....	4-17
4.7	Instruction Encoding Details.....	4-125
4.7.1	General Type Coprocessor Instruction Format	4-125
4.7.1.1	Register-to-Register Instructions.....	4-127
4.7.1.2	External Operand-to-Register Instructions.....	4-127
4.7.1.3	Move Constant to Floating-Point Data Register Instructions.....	4-129
4.7.1.4	Move to External Destination Instructions	4-129
4.7.1.5	Move System Control Register Instructions	4-130
4.7.1.6	Move Multiple Floating-Point Data Registers Instructions.....	4-131
4.7.1.7	Undefined, Reserved Command Words	4-133

Paragraph Number	Title	Page Number
4.7.2	FDBcc, FScc, and FTRAPcc Instruction Formats	4-133
4.7.3	Conditional Branch Instruction Format	4-135
4.7.4	Save Instruction Format	4-137
4.7.5	Restore Instruction Format	4-137
4.8	Instruction Format Summary	4-138
4.8.1	Coprocessor ID Field	4-138
4.8.2	Effective Address Field	4-138
4.8.3	Register/Memory Field	4-138
4.8.4	Source Specifier Field	4-138
4.8.5	Destination Register Field	4-139
4.8.6	Conditional Predicate Field	4-139
4.9	Instruction Format Diagrams	4-141

Section 5 Coprocessor Programming

5.1	Applications Programming	5-1
5.1.1	Concurrency	5-1
5.1.1.1	Concurrent Integer and Floating-Point Computations	5-1
5.1.1.2	Concurrent Floating-Point Computations	5-2
5.1.2	Optimization of Code for the MC68882	5-9
5.1.2.1	Unrolling Loops	5-9
5.1.2.2	Avoiding Register Conflicts	5-9
5.1.2.3	Arranging FMOVE Instructions	5-9
5.1.2.4	Performance Improvement Example	5-10
5.2	Systems Programming	5-10
5.2.1	State Frame Sizes	5-10
5.2.2	Exception Handler Code	5-11
5.2.3	Processing of Special Conditions	5-12
5.2.3.1	Interrupts	5-13
5.2.3.2	Bus Arbitration	5-13
5.2.3.3	Context Switching	5-13
5.2.3.4	Bus Errors	5-14
5.2.3.5	Exception Processing	5-14
5.2.3.6	Simultaneous Floating-Point Exception and Task Switch Interrupt	5-14
5.2.4	Detecting Coprocessor Presence	5-15

Section 6 Exception Processing

6.1	Coprocessor-Detected Exceptions	6-2
6.1.1	Branch/Set on Unordered (BSUN)	6-5
6.1.2	Signaling Not-a-Number	6-6
6.1.3	Operand Error	6-7
6.1.4	Overflow	6-9
6.1.5	Underflow	6-11
6.1.6	Divide by Zero	6-14

Paragraph Number	Title	Page Number
6.1.7	Inexact Result.....	6-15
6.1.8	Inexact Result on Decimal Input.....	6-18
6.1.9	Multiple Exceptions	6-19
6.1.10	IEEE Exception and Trap Compatibility.....	6-19
6.1.11	Illegal Command Words	6-20
6.1.12	Coprocessor-Detected Protocol Violation	6-20
6.1.13	Recovery from Exceptions.....	6-22
6.2	Main Processor Detected Exceptions.....	6-24
6.2.1	Trap on Coprocessor Condition Instruction	6-24
6.2.2	Illegal Instructions	6-24
6.2.3	Main-Processor-Detected Protocol Violations.....	6-25
6.2.4	Trace Exceptions.....	6-25
6.2.5	Interrupt.....	6-26
6.2.6	Address and Bus Errors	6-27
6.2.7	Privilege Violations.....	6-27
6.2.8	Format Error Exceptions	6-28
6.3	MC68882 Exception Handlers	6-28
6.4	Context Switching.....	6-28
6.4.1	FSAVE and FRESTORE Instruction Overviews.....	6-29
6.4.2	State Frames.....	6-29
6.4.2.1	Null State Frame.....	6-32
6.4.2.2	Idle State Frame	6-32
6.4.2.3	Busy State Frame.....	6-35
6.4.3	FSAVE Protocol.....	6-36
6.4.3.1	Reset Phase.....	6-37
6.4.3.2	Idle Phase	6-38
6.4.3.3	Initial Phase.....	6-38
6.4.3.4	Middle Phase.....	6-38
6.4.3.5	End Phase.....	6-38
6.4.4	FRESTORE Protocol	6-38
6.4.5	Context Switching Summary.....	6-39

Section 7 Coprocessor Interface

7.1	Chip-Select Decode	7-1
7.2	Coprocessor Interface Registers	7-2
7.2.1	Response CIR (\$00).....	7-3
7.2.2	Control CIR (\$02).....	7-4
7.2.3	Save CIR (\$04)	7-5
7.2.4	Restore CIR (\$06).....	7-5
7.2.5	Operation Word CIR (\$08)	7-5
7.2.6	Command CIR (\$0A).....	7-5
7.2.7	Condition CIR (\$0E).....	7-6
7.2.8	Operand CIR (\$10)	7-6
7.2.9	Register Select CIR (\$14).....	7-7
7.2.10	Instruction Address CIR (\$18).....	7-7
7.2.11	Operand Address CIR (\$1C)	7-8

Paragraph Number	Title	Page Number
7.3	Interprocessor Transfers.....	7-8
7.4	Coprocessor Instructions.....	7-8
7.4.1	Instruction Protocol.....	7-9
7.4.2	Response Primitives.....	7-10
7.4.2.1	Null Primitive.....	7-11
7.4.2.2	Evaluate Effective Address and Transfer Data Primitive.....	7-13
7.4.2.3	Transfer Single Main Processor Register Primitive.....	7-14
7.4.2.4	Transfer Multiple Coprocessor Registers Primitive.....	7-15
7.4.2.5	Take Pre-Instruction Exception Primitive.....	7-16
7.4.2.6	Take Mid-Instruction Exception Primitive.....	7-18
7.4.2.7	Response Primitive Summary.....	7-19
7.5	Instruction Dialogs.....	7-19
7.5.1	General Instructions.....	7-21
7.5.1.1	Register-to-Register (OPCLASS 000).....	7-22
7.5.1.2	External-to-Register (OPCLASS 010).....	7-22
7.5.1.3	Register-to-External (OPCLASS 011).....	7-24
7.5.1.4	Move Control Registers (OPCLASS 100 and 101).....	7-26
7.5.1.5	Move Multiple FPN (OPCLASS 110 and 111).....	7-27
7.5.2	Conditional Instructions.....	7-28
7.5.3	Context Switch Instructions.....	7-28
7.5.3.1	FSAVE.....	7-29
7.5.3.2	FRESTORE.....	7-30
7.5.4	Exception Processing.....	7-31
7.5.4.1	Take Pre-Instruction Exception.....	7-31
7.5.4.2	Take Mid-Instruction Exception.....	7-32
7.5.4.3	Mid-Instruction Interrupt.....	7-35
7.5.4.4	Take BSUN Exception.....	7-38
7.5.4.5	F-Line Emulator Exception.....	7-39
7.5.4.6	Format Exception, FSAVE Instruction.....	7-39
7.5.4.7	Format Exception, FRESTORE Instruction.....	7-40

Section 8

Instruction Execution Timing

8.1	Factors Affecting Execution Times.....	8-1
8.1.1	Instruction Start-Up Phase.....	8-3
8.1.2	Calculation Phase.....	8-3
8.1.3	Round/Store Result Phase.....	8-4
8.2	Concurrent Instruction Execution.....	8-4
8.3	Interrupt Latency Times.....	8-5
8.4	Coprocessor Interface Overhead.....	8-6
8.5	Execution Timing Tables.....	8-10
8.5.1	Timing Tables for Typical Execution.....	8-11
8.5.1.1	Effective Address Calculations.....	8-12
8.5.1.2	Arithmetic Operations.....	8-12
8.5.1.3	MC68882 Concurrent Operations.....	8-13
8.5.1.4	Move Control Register and FMOVEM Operations.....	8-17

TABLE OF CONTENTS (Continued)

Paragraph Number	Title	Page Number
8.5.1.5	Conditional Instructions.....	8-18
8.5.1.6	FSAVE and FRESTORE Instructions.....	8-18
8.5.2	MC68881 Detail Timing Tables	8-19
8.5.2.1	Instruction Start-Up.....	8-25
8.5.2.2	Transfer Operand.....	8-26
8.5.2.3	Input Operand Conversion	8-27
8.5.2.4	Arithmetic Calculation.....	8-27
8.5.2.5	Output Operand Conversion.....	8-33
8.5.2.6	Rounding and Exception Handling.....	8-33
8.5.2.7	Conditional Termination.....	8-36
8.5.2.8	Multiple Register Transfer.....	8-37
8.5.2.9	State Frame Transfer	8-38
8.5.2.10	Exception Processing.....	8-39
8.6	Main Processor Instruction Overlap Timing	8-40

Section 9 Functional Signal Descriptions

9.1	Address Bus (A0–A4).....	9-1
9.2	Data Bus (D0–D31).....	9-2
9.3	Size (SIZE).....	9-2
9.4	Address Strobe ($\overline{AS}$).....	9-3
9.5	Chip Select ($\overline{CS}$).....	9-3
9.6	Read/Write (R/W)	9-3
9.7	Data Strobe ($\overline{DS}$).....	9-3
9.8	Data Transfer and Size Acknowledge ($\overline{DSACK0}$, $\overline{DSACK1}$)	9-3
9.9	Reset (RESET)	9-4
9.10	Clock (CLK).....	9-4
9.11	Sense Device (SENSE)	9-5
9.12	Power (VCC and GND)	9-5
9.13	No Connect (NC).....	9-6
9.14	Signal Summary.....	9-6

Section 10 Bus Operation

10.1	Basic Transfer Mechanism Overview.....	10-1
10.1.1	32-Bit Port Size	10-2
10.1.2	16-Bit Port Size	10-3
10.1.3	8-Bit Port Size.....	10-4
10.2	Reset Operation.....	10-5
10.3	Chip Select Timing.....	10-6
10.4	Bus Cycle Functional Descriptions	10-7
10.4.1	Synchronous Read Cycles	10-9
10.4.2	Asynchronous Read Cycles.....	10-12
10.4.3	Asynchronous Write Cycles	10-13
10.5	Inter-Cycle Timing Restrictions.....	10-14
10.6	Coprocessor Interface Protocol Restrictions	10-15

Paragraph Number	Title	Page Number
Section 11		
Interfacing Methods		
11.1	FPCP and MPU Interfacing	11-1
11.1.1	32-Bit Data Bus Coprocessor Connection	11-1
11.1.2	16-Bit Data Bus Coprocessor Connection	11-2
11.1.3	8-Bit Data Bus Coprocessor Connection	11-2
11.2	Interfacing the FPCP as a Peripheral	11-3
11.2.1	16-Bit Data Bus Peripheral Processor Connection	11-3
11.2.2	8-Bit Data Bus Peripheral Processor Connection	11-4
11.3	Peripheral Processor Operation	11-4
Section 12		
Electrical Specifications		
12.1	Maximum Ratings	12-1
12.2	Thermal Characteristics — PGA Package	12-1
12.3	Power Considerations	12-1
12.4	DC Electrical Characteristics	12-2
12.5	AC Electrical Characteristics — Clock Input	12-3
12.6	AC Electrical Characteristics — Read and Write Cycles	12-4
Section 13		
Ordering Information and Mechanical Data		
13.1	Standard MC68881/MC68882 Order Information	13-1
13.2	Pin Assignments	13-2
13.3	Package Dimensions	13-3
Appendix A		
Glossary		
Appendix B		
Abbreviations and Acronyms		
Index		

