

LIST OF ILLUSTRATIONS

Figure Number	Title	Page Number
1-1	MC68881/MC68882 Programming Model.....	1-4
1-2	Exception Status/Enable Byte	1-4
1-3	Mode Control Byte.....	1-5
1-4	Condition Code Byte.....	1-5
1-5	Quotient Byte.....	1-5
1-6	Accrued Exception Byte.....	1-5
1-7	Typical Coprocessor Configuration	1-6
1-8	MC68881 Simplified Block Diagram	1-7
1-9	MC68882 Simplified Block Diagram	1-8
1-10	MC68881/MC68882 Data Format Summary.....	1-13
2-1	MC68881/MC68882 Programming Model.....	2-1
2-2	MC68881/MC68882 FPCR Exception Enable Byte.....	2-2
2-3	MC68881/MC68882 FPCR Mode Control Byte	2-3
2-4	MC68881/MC68882 FPSR Condition Code Byte	2-4
2-5	MC68881/MC68882 FPSR Quotient Byte	2-6
2-6	MC68881/MC68882 FPSR Exception Status Byte	2-6
2-7	MC68881/MC68882 FPSR Accrued Exception Byte.....	2-7
3-1	Signed Integer Data Formats.....	3-1
3-2	Binary Real Data Formats	3-2
3-3	Format of Normalized Numbers.....	3-4
3-4	Format of Denormalized Numbers.....	3-4
3-5	Format of Zero	3-5
3-6	Format of Infinity	3-5
3-7	Format of Not-A-Numbers	3-6
3-8	Binary Real Data Type Summary.....	3-7
3-9	Packed Decimal Real Data Format	3-7
3-10	Intermediate Result Format.....	3-8
3-11	Packed Decimal Real Data Format Detail	3-13
4-1	Instruction Description Format.....	4-14
4-2	Operation Table Example (FADD Instruction)	4-15
5-1	MC68881 Concurrency — FMUL Instruction	5-2
5-2	MC68881 Concurrency - FMUL Followed by FMUL and FMOVE.....	5-7
5-3	MC68882 Concurrency — FMUL Followed by FMUL and FMOVE.....	5-8
5-4	Rolled Version of Linpack Loop.....	5-10
5-5	Optimized Linpack Loop	5-11
5-6	Minimum Exception Handler	5-12
5-7	Idle State Frame Access Example	5-13
5-8	Simultaneous Task Switch Interrupt and Floating-Point Exception	5-15
5-9	Coprocessor Identification Code.....	5-16

Figure Number	Title	Page Number
6-1	EXC and ENABLE Byte Bit Assignments.....	6-5
6-2	Intermediate Result Format.....	6-16
6-3	Rounding Algorithm.....	6-17
6-4	MC68881 State Frame Formats.....	6-30
6-5	MC68882 State Frame Formats.....	6-31
6-6	BIU Flag Format.....	6-33
6-7	Full Context Save/Restore Instruction Sequences.....	6-40
7-1	MPU Address Bus Encoding for Coprocessor Accesses.....	7-1
7-2	FPCP Coprocessor Interface Register Map.....	7-2
7-3	Control CIR Register.....	7-4
7-4	Operand CIR Data Alignment.....	7-7
7-5	Coprocessor Instruction General Format.....	7-9
7-6	FPCP Instruction Operation Word.....	7-9
7-7	MC68000 Coprocessor Response Primitive General Format.....	7-10
7-8	Null Primitive Format.....	7-11
7-9	Evaluate Effective Address and Transfer Data Primitive Format.....	7-13
7-10	Transfer Single Main Processor Register Primitive Format.....	7-14
7-11	Transfer Multiple Coprocessor Registers Primitive Format.....	7-15
7-12	Transfer Multiple Floating-Point Data Register to Stack Example.....	7-16
7-13	Take Pre-Instruction Exception Primitive Format.....	7-17
7-14	Pre-Instruction Exception Stack Frame.....	7-18
7-15	Take Mid-Instruction Exception Primitive Format.....	7-18
7-16	Mid-Instruction Stack Frame.....	7-19
7-17	MC68881 Register-to-Register Instruction Dialog.....	7-23
7-18	MC68881/MC68882 External-to-Register Instruction Dialog.....	7-23
7-19	MC68882 External-to-Register Instruction Dialog.....	7-24
7-20	MC68881/MC68882 Register-to-External Instruction Dialog.....	7-24
7-21	MC68882 Register-to-External Instruction Dialog (S,D, and X Formats).....	7-26
7-22	Move Control Register Instruction Dialog.....	7-26
7-23	Move Multiple Floating-Point Data Registers Instruction Dialog.....	7-27
7-24	Conditional Instruction Dialog.....	7-28
7-25	FSAVE Instruction Dialog.....	7-29
7-26	FRESTORE Instruction Dialog.....	7-30
7-27	Take Pre-Instruction Exception Dialog — MC68881.....	7-31
7-28	Take Pre-Instruction Exception Dialog — MC68882.....	7-33
7-29	Take Pre-Instruction Exception Dialog — MC68882 with No FSAVE Instruction in the Handler.....	7-33
7-30	Take Pre-Instruction Exception Dialog — MC68882 with No BSET Instruction in the Exception Handler.....	7-34
7-31	Take Mid-Instruction Exception Dialog — MC68881.....	7-34
7-32	Take Mid-Instruction Exception Dialog — MC68882 General Concurrent Case.....	7-36
7-33	Take Mid-Instruction Exception Dialog — MC68882 FMOVE Concurrent Case.....	7-36
7-34	Take Mid-Instruction Exception Dialog — MC68882 with No FSAVE Instruction in the Handler.....	7-37

Figure Number	Title	Page Number
7-35	Take Mid-Instruction Exception Dialog — MC68882 with No BSET Instruction in the Handler	7-37
7-36	Mid-Instruction Interrupt Dialog	7-38
7-37	Take BSUN Exception Dialog.....	7-38
7-38	Take F-Line Emulator Exception Dialog.....	7-39
7-39	FSAVE Format Exception Dialog.....	7-40
7-40	FRESTORE Format Exception Dialog	7-41
8-1	Nonconcurrent Instruction Execution, Interrupts Allowed.....	8-6
8-2	Best-Case Coprocessor Interface Overhead Timing.....	8-8
8-3	Worst-Case FPCP Interface Overhead Timing	8-9
8-4	Instruction Overlap Examples — FMOVE.X Fp _m ,Fp _n	8-22
8-5	Instruction Overlap Example — FMOVES.S (An),Fp _n	8-23
9-1	MC68881/MC68882 Input/Output Signals.....	9-1
9-2	Sense Device Circuit Example.....	9-5
10-1	FPCP Data Bus Bit Assignments	10-2
10-2	Data Bus Activity vs Port Size and Operand Alignment	10-2
10-3	FPCP Reset Logic Example.....	10-6
10-4	Example of Early Chip Select Circuits.....	10-8
10-5	Example of Late Chip Select Circuit	10-9
10-6	Synchronous Read Cycle Timing Diagram.....	10-10
10-7	Asynchronous Read Cycle Timing Diagram	10-12
10-8	Asynchronous Write Cycle Timing Diagram.....	10-13
11-1	32-Bit Data Bus Coprocessor Connection.....	11-1
11-2	16-Bit Data Bus Coprocessor Connection.....	11-2
11-3	8-Bit Data Bus Coprocessor Connection	11-3
11-4	16-Bit Data Bus Peripheral Processor Connection.....	11-4
11-5	8-Bit Data Bus Peripheral Processor Connection	11-5
12-1	Clock Input Timing Diagram.....	12-3
12-2	Asynchronous Read Cycle Timing Diagram	Foldout 1
12-3	Asynchronous Write Cycle Timing Diagram.....	Foldout 2
12-4	Synchronous Read Cycle Timing Diagram.....	Foldout 3

