

LIST OF TABLES

Table Number	Title	Page Number
1-1	Exponent and Mantissa Sizes	1-11
2-1	Condition Code versus Result Data Type.....	2-5
3-1	Single Precision Binary Real Format.....	3-10
3-2	Double Precision Binary Real Format	3-11
3-3	Extended Precision Binary Real Format.....	3-12
3-4	Decimal String Type Definitions	3-13
4-1	Data Movement Operations.....	4-2
4-2	Dyadic Operation Format.....	4-2
4-3	Dyadic Operations.....	4-3
4-4	Monadic Operation Format	4-3
4-5	Monadic Operations	4-3
4-6	Dual Monadic Operation Format	4-4
4-7	Program Control Operations.....	4-4
4-8	Conditional Test Mnemonics	4-4
4-9	System Control Operations	4-5
4-10	Effective Addressing Mode Categories.....	4-13
4-11	General Type Instruction Command Word Fields	4-126
4-12	Register Field Encoding.....	4-127
4-13	Extension Field Encoding for Arithmetic Operations	4-128
4-14	Source Format Field Encoding	4-129
4-15	Destination Format Field Encoding	4-130
4-16	Extension Field Encoding.....	4-131
4-17	Encoding for Move FPCR Operations.....	4-132
4-18	Encodings for Move Multiple FPN Operations.....	4-134
4-19	Encodings for the FDBCC, FScc, and FTRAPCC Instructions.....	4-135
4-20	Conditional Predicate Evaluation Responses	4-136
4-21	Effective Address Field Encoding Summary.....	4-139
4-22	Conditional Predicate Field Encoding Summary.....	4-140
5-1	Minimum-Concurrency Instructions	5-5
5-2	Monadic Instructions	5-5
5-3	Dyadic Operations.....	5-6
5-4	Partial-Concurrency Instructions.....	5-6
5-5	Fully-Concurrent Instructions.....	5-6
5-6	Conditional Instructions.....	5-7
5-7	FMOVE Instruction Execution Times.....	5-10
5-8	State Frame Sizes	5-11

Table Number	Title	Page Number
6-1	MC68881/MC68882 Exception Vector Assignments	6-4
6-2	Possible Operand Errors	6-8
6-3	Possible Divide-by-Zero Exceptions	6-14
6-4	BIU Flag Bit Definitions	6-35
6-5	MC68881/MC68882 Responses to Save Command	6-36
6-6	MC68881/MC68882 Format Word Definitions	6-37
7-1	MPU CPU Space Type Field Encoding	7-2
7-2	Coprocessor Interface Register Characteristics	7-3
7-3	Null Primitive Encodings	7-12
7-4	Coprocessor Valid Effective Address Codes	7-14
7-5	Evaluate Effective Address and Transfer Data Primitive Encoding	7-14
7-6	FPCP Vector Numbers	7-17
7-7	MC68881/MC68882 Primitive Responses	7-20
8-1	Effective Address Calculations	8-13
8-2	MC68881 Overall Execution Times	8-14
8-3	MC68882 Overall Execution Times	8-15
8-4	Bus Cycle Activity — Arithmetic Operations	8-16
8-5	Timing Calculation Example	8-16
8-6	Move Control Register and MOVEM Execution Times	8-17
8-7	Conditional Instruction Execution Times	8-18
8-8	FSAVE and FRESTORE Instruction Execution Times	8-19
8-9	Instruction Start-Up Times	8-25
8-10	Null Primitive Time Values	8-26
8-11	Operand Transfer Time — External Operand	8-26
8-12	Operand Transfer Time — Immediate Operand	8-26
8-13	Input Operand Conversion	8-28
8-14	Arithmetic Calculation Times — Dyadic Operations	8-30
8-15	Arithmetic Calculation Times — Monadic Operations	8-34
8-16	Output Operand Conversion	8-35
8-17	Output Operand Conversion — Binary Real Formats	8-35
8-18	Rounding Operation Time Values	8-35
8-19	Exception Handling Time Values	8-36
8-20	Conditional Termination Times Values	8-37
8-21	Multiple Register Transfer Time Values	8-38
8-22	State Frame Transfer Time Values	8-38
8-23	Instruction Termination Processing Time Values	8-38
8-24	Exception Processing Time Values	8-39
8-25	Overlap Allowed Times — Arithmetic Operations	8-40
9-1	Coprocessor Interface Register Selection	9-2
9-2	System Data Bus Size Configuration	9-2
9-3	DSACK Assertions	9-4
9-4	VCC and GND Pin Assignments	9-6
9-5	Signal Summary	9-7