

APPENDIX B

ABBREVIATIONS AND ACRONYMS

A	Address
Abs	Absolute
AEXC	Accrued exception
ALU	Arithmetic logic unit
APU	Arithmetic processing unit
AS	Address strobe

B	Byte integer
BCD	Binary coded decimal
BIU	Bus interface unit
BSUN	Branch/set on unordered

cc	Condition code
CLK	Clock
CMP	Compare
cp	Coprocessor
CPU	Central processor unit
CPRED	Conditional predicate
CS	Chip select
CU	Conversion unit

d	Displacement
D	Data
D	Double precision binary real floating-point
DIV	Divide
DMA	Direct memory access
DS	Data strobe
DSACK	Data and size acknowledge
DZ	Divide by zero

e	Exponent
ea	Effective address
EQ	Equal
EXC	Exception
EXP	Exponent
ENAB	Enable

,	Fraction
	False
	Floating-point
FB	Floating-point branch
FBEQ	Floating-point branch equal
FBGT	Floating-point branch greater than
FBLE	Floating-point branch less than or equal
FBNEQ	Floating-point branch not equal
FBNGT	Floating-point branch not greater than
FDB	Floating-point decrement and branch
FDBEQ	Floating-point decrement and branch equal
FDBG	Floating-point decrement and branch greater than
FDBLE	Floating-point decrement and branch less than or equal
FDBNEQ	Floating-point decrement and branch not equal
FDBNGT	Floating-point decrement and branch not greater than
FP	Floating-point
FPCC	Floating-point condition code
FPCP	MC68881/MC68882 coprocessor
FS	Floating-point set
FSEQ	Floating-point set equal
FSGT	Floating-point set on greater than
FSLE	Floating-point set on less than or equal
FSNEQ	Floating-point set not equal
FSNGT	Floating-point set on not greater than
FT	Floating-point trap on
FTEQ	Floating-point trap equal
FTGT	Floating-point trap greater than
FTLE	Floating-point trap less than or equal
FTNEQ	Floating-point trap not equal
FTNGT	Floating-point trap not greater than
FTP	Floating-point trap on parameter
GE	Greater than or equal
GLE	Greater or less or equal
GND	Ground
GT	Greater than
I/O	Input/output
I	Infinity
IADDR	Instruction address
ID	Identification
Imm	Immediate
INEX	Inexact
INEX1	Inexact arithmetic
INEX2	Inexact conversion
IOP	Invalid operation

j Integer part



LSB	Long word integer
LT	Less than or equal
	Least significant bit/byte
	Less than
MANT	Mantissa
MOD	Modulo
MPU	Main processing unit
MPU	MC68020/MC68030 processor
MSB	Most significant bit/byte
MUL	Multiply
n	Number
N	Negative
NAN	Not-a-number
NEQ	Not equal
NGE	Not greater than or equal
NGL	Not greater or less than
NGLE	Not greater or less or equal
NGT	Not greater than
NLE	Not less than or equal
NLT	Not less than
OGE	Ordered greater than or equal
OGI	Ordered greater or less than
OGT	Ordered greater than
OLE	Ordered less than or equal
OLT	Ordered less than
OPERR	Operand error
OR	Ordered
OVFL	Overflow
P	Packed binary coded decimal real string
PC	Program counter
QUOT	Quotient
R/W	Read/write
REM	Remainder
RM	Round toward minus infinity
RN	Round to nearest
RP	Round toward plus infinity
RZ	Round toward zero



SE	Sign
SEQ	Single precision binary real floating-point
SF	Sign of exponent
SGL	Signaling equal
SM	Signaling false
SNAN	Single
SNEQ	Sign of mantissa
SOC	Signaling NAN
ST	Signaling not equal
SUB	Set on condition
	Signaling true
	Subtract

T	Trap
T	True
TTL	Transistor-transistor logic

UEQ	Unordered or equal
UGE	Unordered or greater or equal
UGT	Unordered or greater
ULE	Unordered or less or equal
ULT	Unordered or less than
UN	Unordered
UNFL	Underflow

W	Word integer
---	--------------

x	Don't care, irrelevant
X	Extended precision binary real floating-point

Z	Zero
---	------

\$	Hexadecimal
----	-------------

+inf	Positive infinity
------	-------------------

-inf	Negative infinity
------	-------------------

B