

## INDEX

### — A —

- AC Electrical Characteristics
  - Clock Input, 12-3
  - Read and Write Cycles, 12-4
- Accrued Exception Byte, 1-5, 2-7
- Accuracy,
  - Arithmetic Instruction, 4-6
  - Computational, 4-5
  - Decimal Conversion, 4-8
  - Transcendental Instruction, 4-7
- Address Bus, 7-1, 9-1, 10-1–10-5, 10-7, 11-2, 11-3
  - Encoding, Coprocessor, 7-1
- Address Error Exception, 6-28
- Address Strobe Signal, 9-3, 10-6, 10-9–10-12
- Addressing Modes, 1-15, 4-12
- AEXC Byte, 2-6, 2-7, 6-19
- Algorithm, Rounding, 6-17
- Arithmetic
  - Calculation Times, 8-27
  - Instruction Accuracy, 4-6
  - Operation
    - Bus Cycle Activity, 8-14
    - Timing, 8-11
    - Timing, MC68881, 8-14
    - Timing, MC68882, 8-15
- Arranging FMOVE Instructions, MC68882, 5-9
- AS Signal, 9-3, 10-6, 10-8–10-13
- Assignments,
  - Data Bus Bit, 10-2
  - Exception Vector, 6-4
  - Pin, 13-2
- Assumptions,
  - Execution Timing, 8-1
  - Typical Execution Timing, 8-11
- Asynchronous
  - Read Cycle Timing, 10-12
  - Read Cycles, 10-9
  - Write Cycle Timing, 10-13
  - Write Cycles, 10-13
- A0-A4 Signals, 7-2, 9-1, 10-1–10-5, 11-2, 11-3
- A13-A15 Signals, 10-7
- A16-A19 Signals, 10-7

### — B —

- Benchmark, Linpack, 5-10, 5-11
- Binary Real Formats, 3-2
- Bit,
  - CA, 7-10
  - DR, 7-10
  - EXC\_PEND, 5-11, 6-35

- Bit (Continued)
  - IA, 7-11
  - PC, 7-11
  - PF, 7-11
  - TF, 7-11
- BIU, 1-6
  - Flags, 5-11, 6-32, 6-33
- Block Diagram,
  - MC68881, 1-7
  - MC68882, 1-8
- Branch/Set on Unordered Exception, 6-5
- BSUN Exception, 6-5
  - Dialog, 7-33, 7-36
- Bus,
  - Address, 7-2, 9-1, 10-1–10-4, 10-6, 11-2, 11-3
  - Arbitration Processing, 5-13
  - Cycle Activity, Arithmetic Operation, 8-16
  - Data, 7-2, 9-2, 10-1–10-5, 11-2, 11-3
  - Error
    - Exception, 6-26
    - Processing, 5-13
  - Interface Unit, 1-6
  - Transfer Overview, 10-1
- Busy State Frame, 6-35
  - Format,
    - MC68881, 6-30
    - MC68882, 6-31
- Byte,
  - Accrued Exception, 1-5, 2-6, 2-7
  - AEXC, 2-6, 2-7, 6-18
  - Condition Code, 1-5, 2-4
  - ENABLE, 6-5, 6-18, 6-34
  - EXC, 2-6, 6-4, 6-18, 6-34
  - Exception
    - Enable, 1-4, 2-2, 6-4
    - Status, 1-4, 2-6, 6-4
  - Mode Control, 1-2, 2-3
  - Quotient, 1-5, 2-6

### — C —

- CA Bit, 7-10
- Calculation Phase Timing, 8-3
- Characteristics,
  - AC Electrical
    - Clock Input, 12-3
    - Read and Write Cycles, 12-4
  - DC Electrical, 12-2
  - Thermal, 12-1
- Chip Select
  - Decode, 7-1, 7-2, 11-3
  - Signal, 7-3, 9-3, 10-6, 10-8, 10-9, 10-10
  - Timing, 10-6

- CA Bit, 7-10
- Calculation Phase Timing, 8-3
- Characteristics,
  - AC Electrical
    - Clock Input, 12-3
    - Read and Write Cycles, 12-4
  - DC Electrical, 12-2
  - Thermal, 12-1
- Chip Select
  - Decode, 7-1, 7-2, 11-3
  - Signal, 7-3, 9-3, 10-6, 10-8, 10-9, 10-10
  - Timing, 10-6
- CIR, 1-6, 7-2, 7-3, 9-2, 10-1
  - Command, 5-1, 5-2, 5-4, 6-20, 6-21, 6-25, 6-36, 7-4–7-6, 7-17, 7-21, 7-30, 7-39, 8-6, 8-25, 10-15
  - Condition, 6-21, 6-25, 6-36, 7-5–7-7, 7-21, 7-38, 8-6, 8-18, 8-25, 8-37
  - Control, 6-21, 6-23, 6-24, 6-36, 7-4–7-6, 7-13, 7-16, 7-31, 7-35, 7-39, 10-14
  - Instruction Address, 6-21, 6-22, 7-8
  - Operand, 5-4, 6-20, 6-32, 6-35, 7-3–7-7, 7-13, 7-15, 7-29, 7-40, 10-3, 10-4, 10-5, 10-14–10-16
  - Operand Address, 7-8
  - Operation Word, 7-5
  - Register Select, 6-21, 7-7, 7-15, 7-27, 10-2, 10-15
  - Response, 5-1, 5-2, 5-4, 5-8, 5-13, 6-3, 6-5, 6-10, 6-12, 6-13, 6-17, 6-20–6-22, 6-23, 6-25, 6-35, 6-37, 6-39, 7-3–7-6, 7-10, 7-19, 7-32, 8-6–8-10, 8-24, 8-25, 8-33, 8-34, 8-40, 10-9, 10-11, 10-14–10-15
  - Restore, 6-21, 6-38, 7-5, 7-6, 7-30, 8-38, 10-14
  - Save, 6-21, 6-35–6-37, 7-5–7-7, 7-17, 7-28, 7-38, 8-18, 8-38, 10-10, 10-12, 10-15
- CLK Signal, 9-6, 10-5, 10-9, 10-10
- Clock Signal, 9-6, 10-5, 10-9, 10-10
- Code,
  - Exception Handler, 5-10
  - Optimization, MC68882, 5-11
- Codes, Effective Address, Valid, 7-13
- Command CIR, 5-1, 5-2, 5-4, 6-20, 6-21, 6-25, 6-35, 7-3–7-6, 7-17, 7-22, 7-31, 7-39, 8-7, 8-25, 10-15
- Command Word,
  - General Type Instruction, 4-125
  - Undefined, 4-133
- Compatibility, IEEE
  - Exception, 6-19
  - Trap, 6-19
- Computational Accuracy, 4-5
- Concept, Coprocessor, 1-2
- Concurrency,
  - Instruction, 5-1
  - MC68881 FMUL and FMOVE Instruction, 5-7
  - MC68881 FMUL Instruction, 5-2
  - MC68882 FMUL and FMOVE Instruction, 5-8

- Concurrent
  - Floating-Point Computations, 5-1, 5-2
  - Instruction Execution, 8-4
  - Integer Computations, 5-1
  - Operations, MC68882, 8-13
- Condition CIR, 6-20, 6-25, 6-35, 7-5–7-7, 7-19, 7-35, 8-7, 8-18, 8-25, 8-36
- Condition Code
  - Byte, 1-4, 2-4
  - Processing, 4-15
- Conditional Branch Instruction Format, 4-131
- Conditional
  - Instruction, 1-14, 5-7
  - Dialog, 7-28
  - Encoding, 4-135
  - Execution Times, 8-18
  - Format, 4-135
- Conditional (Continued)
  - Predicate Field, 4-139
  - Encoding, 4-140
  - Predicates, 4-136
  - Termination Times, 8-36, 8-37
- Test
  - Definitions, 4-8
  - Mnemonics, 4-4
- Configuration, Typical Coprocessor, 1-6
- Connections, Power Supply, 9-5
- Considerations,
  - Power, 12-1
  - Programming, 1-16
- Constant-to-Register Instructions, 4-129
  - Format, 4-129
- Context
  - Restore Instruction Sequence, 6-40
  - Save Instruction Sequence, 6-40
- Switch
  - Instruction Dialogs, 7-28
  - Processing, 5-12, 5-13
- Switching, 6-28
  - Summary, 6-39
- Control CIR, 6-21, 6-22, 6-23, 6-35, 7-3–7-6, 7-13, 7-16, 7-31, 7-33, 7-39, 10-13
- Conventions, Instruction Description, 4-1
- Coprocessor
  - Address Bus Encoding, 7-1
  - Applications Programming, 5-1
  - Concept, 1-2
  - Condition Trap Instruction Exception, 6-24
  - Connection,
    - 16-bit Bus, 11-2
    - 32-bit Bus, 11-1
    - 8-bit Bus, 11-2, 11-3
  - Detection, 5-15
  - ID Field, 4-138
  - Identification, 5-15
    - Example, 5-16
  - Instruction, 7-8
    - Format, 4-125

- interface, 1-2, 1-9, 7-1
  - Overhead, 8-6
  - Overhead Timing, 8-8, 8-9
  - Protocol Restrictions, 10-15
  - Register, 1-6, 7-2, 7-3, 9-2, 10-1
  - Response Primitive, 7-10
  - Systems Programming, 5-10
- Coprocessor-Detected
  - Exceptions, 6-2
  - Protocol Violation Exception, 6-20
- Cp-ID, 7-9
- CPU Space Types, 7-2
- CS Signal, 7-3, 9-3, 10-6, 10-9, 10-11, 10-12

- D Format, 3-11
- Data Bus, 7-3, 9-2, 10-1, 10-3–10-5, 11-2, 11-3
  - Bit Assignments, 10-2
  - Operand Alignment, 10-2
  - Size, 9-2
- Data Formats, 1-10, 3-1
- Data Movement Instructions, 4-2
- Data Strobe Signal, 9-3, 10-6, 10-9–10-13
- Data Transfer and Size Acknowledge Signals, 1-6, 6-21, 7-2, 7-3, 9-3, 10-2–10-5, 10-6, 10-9–10-11, 10-13, 11-2, 11-3
- Data Types, 3-3, 3-13
  - Summary, 3-6
- DC Electrical Characteristics, 12-2
- Decimal Conversion Accuracy, 4-8
- Decode, Chip Select, 7-1, 7-2, 11-3
- Decoupling, VCC, 9-5
- Definitions,
  - Conditional Test, 4-8
  - Format Word, 6-36
- Denormalized Numbers, 3-4
- Description, General, 1-1
- Descriptions, Instruction, 4-18–4-124
- Destination Format Field Encoding, 4-130
- Destination Register Field, 4-139
- Detection, Coprocessor, 5-15
- Diagrams, Timing, Foldout
- Dialog,
  - Conditional Instruction, 7-28
  - External-to-Register Instruction, 7-22
    - MC68882, 7-24
  - F-Line Emulator Exception, 7-39
  - Format Exception,
    - FRESTORE Instruction, 7-40
    - FSAVE Instruction, 7-39
  - FSAVE Instruction, 7-28
  - Mid-Instruction Interrupt, 7-35, 7-38
  - Move Control Registers Instruction, 7-26
  - Move Multiple FPN Registers Instruction, 7-27
  - OPCLASS 000 Instruction, 7-22
  - OPCLASS 010 Instruction, 7-22, 7-23
    - MC68882, 7-24
  - OPCLASS 011 Instruction, 7-24, 7-25
    - MC68882, 7-26

- OPCLASS 100 Instruction, 7-26, 7-27
- OPCLASS 101 Instruction, 7-26, 7-27
- OPCLASS 110 Instruction, 7-27, 7-28
- OPCLASS 111 Instruction, 7-27, 7-28
- Register-to-External Instruction, 7-22, 7-23
  - MC68882, 7-26
- Register-to-Register Instruction, 7-22
- RESTORE Instruction, 7-30
- Take BSUN Exception, 7-38
- Take Mid-Instruction Exception, 7-32
  - MC68881, 7-34
  - MC68882, 7-34
- Take Pre-Instruction Exception, 7-31
  - MC68882, 7-33, 7-34

- Dialogs,
  - Context Switch Instruction, 7-28
  - Exception Processing, 7-31
  - General Type Instruction, 7-21
  - Instruction, 7-19
- Dimensions, Package, 13-3
- Divide-by-Zero Exception, 6-14
- Double Precision Format, 3-11
- DR Bit, 7-10
- DS Signal, 9-3, 10-6, 10-10–10-14
- DSACK0 Signal, 1-4, 6-21, 7-3, 9-3, 10-2–10-4, 10-6, 10-10, 10-11, 10-13, 11-2, 11-3, 11-4
- DSACK1 Signal, 1-5, 6-21, 7-3, 9-3, 10-2–10-4, 10-6, 10-10, 10-11, 10-13, 11-2, 11-3, 11-4
- Dual Monadic Operation Instruction Format, 4-4
- Dyadic Operation
  - Calculation Times, 8-30–8-33
  - Instruction, 1-14, 4-2, 4-3, 5-6
  - Format, 4-2
- DZ Exception, 6-14
- D0-D31 Signals, 7-3, 9-3, 10-1–10-5, 11-2–11-4

- Early Chip Select Logic Example, 10-8
- Effective Address
  - Calculation Timing, 8-11
  - Field, 4-138
  - Encoding, 4-140
- Electrical Characteristics,
  - AC
    - Clock Input, 12-3
    - Read and Write Cycles, 12-4
  - DC, 12-2
- Electrical Specifications, 12-1
- ENABLE Byte, 6-4, 6-19, 6-34, 6-35
- Encoding,
  - Conditional Instruction, 4-133
  - Conditional Predicate Field, 4-140
  - Destination Format Field, 4-130
  - Effective Address Field, 4-139
  - Extension Field, 4-128, 4-131
  - Move FPNr, 4-132
  - Move Multiple FPN, 4-134
  - Register Field, 4-127
  - Source Format Field, 4-129



- Encodings,
  - Evaluate Effective Address and Transfer Data Primitive, 7-14
  - Null Primitive, 7-11
- End Phase, 6-38
- Errors, Operand, 6-7, 6-8
- Evaluate Effective Address and Transfer Data
  - Primitive, 7-14
  - Encodings, 7-14
  - Format, 7-13
- Example,
  - Coprocessor Identification, 5-16
  - Early Chip Select Logic, 10-8
  - Idle State Frame Access, 5-13
  - Late Chip Select Logic, 10-9
  - MC68881 Instruction Overlap, 8-22, 8-23
  - MC68882 Performance Improvement, 5-10
  - Minimum Exception Handler, 5-12
  - Reset Logic, 10-6
  - Sense Device Circuit, 9-5
  - Timing Calculation, 8-16
  - Transfer Multiple Coprocessor Registers, 7-16
- EXC Byte, 2-6, 6-5, 6-19, 6-34, 6-35
- EXC\_PEND Bit, 5-11, 6-33
- Exception,
  - Address Error, 6-27
  - Branch/Set on Unordered, 6-5
  - BSUN, 6-5
  - Bus Error, 6-27
  - Coprocessor Condition Trap Instruction, 6-24
  - Coprocessor-Detected Protocol Violation, 6-20
  - Divide-by-Zero, 6-14
  - DZ, 6-14
  - Format Error, 6-28
  - Illegal Command Word, 6-20
  - Illegal Instruction, 6-24
  - Inexact
    - Decimal Result, 6-18
    - Result, 6-15
  - INEX1, 6-18
  - INEX2, 6-15
  - Interrupt, 6-26
  - MPU-Detected Protocol Violation, 6-25
  - Operand Error, 6-7
  - OPERR, 6-7
  - Overflow, 6-9
  - OVFL, 6-9
  - Privilege Violation, 6-27
  - Signaling Not-A-Number, 6-6
  - SNAN, 6-6
  - Trace, 6-25
  - Underflow, 6-11
  - UNFL, 6-11
- Exception
  - Enable Byte, 1-4, 2-2, 6-5
  - Handler Code, 5-11
  - Handlers, MC68882, 6-28
  - Handling Times, 8-36

- Processing, 5-14, 6-1
  - Dialogs, 7-30
  - Times, 8-39
- Recovery, 6-22
- Status Byte, 1-4, 2-6, 6-4
- Vector
  - Assignments, 6-4
  - Numbers, 7-17
- Exceptions,
  - Coprocessor-Detected, 6-2
  - MPU-Detected, 6-24
  - Multiple, 6-19
- Execution Times,
  - Conditional Instructions, 8-18
  - FMOVE FPCr and FMOVEM Instructions, 8-17
  - FSAVE and FRESTORE Instructions, 8-19
  - MC68882 FMOVE Instructions, 5-10
- Execution Timing
  - Assumptions, 8-1
  - Factors, 8-1
  - Tables, 8-10
- Exponent Sizes, 1-11
- Extended Precision Format, 3-12
  - Conversion, 3-8
- Extension Field Encoding, 4-128, 4-131
- External-to-Register Instructions, 4-127
  - Dialog, 7-23
  - MC68882, 7-24
  - Format, 4-127

— F —

- Factors, Execution Timing, 8-1
- FC0-FC2 Signals, 10-7
- Field,
  - Conditional Predicate, 4-139
  - Coprocessor ID, 4-138
  - Destination Register, 4-139
  - Effective Address, 4-138
  - Register/Memory, 1-138
  - Source Specifier, 4-138
- Flags, BIU, 5-11, 6-33, 6-35
- F-Line Emulator Exception Dialog, 7-39
- Floating-Point
  - Computations, Concurrent, 5-1, 5-2
  - Control Register, 2-2, 2-3, 6-4, 6-19, 10-6
  - Data Register, 2-1
  - Formats, 1-10, 3-2
  - Instruction Address Register, 2-8, 6-21, 7-7, 7-26, 7-28, 7-35
  - Status Register, 2-4-2-7, 6-4, 6-19, 10-5
- FMOVE FPCr and FMOVEM Instructions Execution Times, 8-17
- Format,
  - Busy State Frame,
    - MC68881, 6-30
    - MC68882, 6-31
  - Conditional Branch Instruction, 4-135
  - Conditional Instruction, 4-133
  - Constant-to-Register Instruction, 4-129

- ...nat, (Continued)
- Coprocessor Instruction, 4-125
- D, 3-11
- Double Precision, 3-11
- Dual Monadic Operation Instruction Format, 4-4
- Dyadic Operation Instruction, 4-2
- Evaluate Effective Address and Transfer Data Primitive, 7-13
- Extended Precision, 3-12
- External-to-Register Instruction, 4-127
- FRESTORE Instruction, 4-137
- FSAVE Instruction, 4-137
- General Type Instruction, 4-16
- Idle State Frame,
  - MC68881, 6-30
  - MC68882, 6-31
- Instruction Description, 4-14
- Intermediate Result, 6-16
- Internal, 3-7
- Monadic Operation Instruction, 4-3
- Move Control Registers Instruction, 4-130
- Move Multiple FPN Registers Instruction, 4-131
- Null Primitive, 7-11
- Null State Frame, 6-30, 6-31
- P, 3-13
- Packed Decimal Real, 1-11, 3-7, 3-13
- Register-to-External Instruction, 4-129
- Register-to-Register Instruction, 4-127
- Response Primitive, 7-10
- S, 3-10
- Single Precision, 3-10
- Take Mid-Instruction Exception Primitive, 7-18
- Take Pre-Instruction Exception Primitive, 7-17
- Transfer Multiple Coprocessor Registers Primitive, 7-15
- Transfer Single Main Processor Register Primitive, 7-14
- X, 3-12
- Format Conversion,
  - Extended Precision, 3-8
  - Other, 3-9
- Format Error Exception, 6-28
- Format Exception Dialog,
  - FRESTORE Instruction, 7-41
  - FSAVE Instruction, 7-40
- Format Summary, 1-12, 1-13
- Format Word Definitions, 6-37
- Formats,
  - Binary Real, 3-2
  - Data, 1-11 3-1
  - Floating-Point, 1-11, 3-2
  - Integer, 1-11, 3-1
  - State Frame, 6-29
- FPCC, 2-4
- FPCR, 2-2, 2-3, 6-4, 6-19, 10-6
- FPIAR Register, 2-8, 6-23, 7-8, 7-27, 7-28, 7-39
- FPSR, 2-4-2-6, 6-4, 6-18, 10-6

- FRESTORE Instruction
  - Dialog, 7-30
  - Format, 4-137
  - Exception Dialog, 7-40
  - Overview, 6-29
  - Protocol, 6-38
- FSAVE and FRESTORE Instructions Execution Times, 8-19
- FSAVE Instruction
  - Dialog, 7-29
  - Format, 4-137
  - Exception Dialog, 7-39
  - Overview, 6-29
  - Protocol, 6-36
- FSGLDIV Instruction, 4-17
- FSGLMUL Instruction, 4-17
- Fully-Concurrent Instructions, 5-6
- Function Code Signals, 10-7

— G —

- General Description, 1-1
- General Type Instruction
  - Dialogs, 7-21
  - Command Word, 4-126
  - Format, 4-15
- GND Pin Assignments, 9-6

— H —

- Hardware Overview, 1-2
- IA Bit, 7-11
- Identification, Coprocessor, 5-15
- Idle Phase, 6-38
- Idle State Frame, 6-32
  - Access Example, 5-13
  - Format,
    - MC68881, 6-30
    - MC68882, 6-31
- IEEE
  - Aware Tests, 4-11
  - Exception Compatibility, 6-19
  - Nonaware Tests, 4-10
  - Trap Compatibility, 6-19
- Illegal
  - Command Word Exception, 6-20
  - Instruction Exception, 6-24
- Inexact
  - Decimal Result Exception, 6-18
  - Result Exception, 6-15
- INEX1 Exception, 6-18
- INEX2 Exception, 6-15
- Infinites, 3-5
- Information, Ordering, 13-1



- Initial Phase, 6-38
- Input Operand Conversion Times, 8-28, 8-29
- Instruction
  - Concurrency, 5-1
  - Conditional, 1-14, 5-7
  - Coprocessor, 7-8
  - Description
    - Conventions, 4-1
    - Format, 4-14
    - Notations, 4-17
  - Descriptions, 4-18–4-124
  - Dialogs, 7-19
  - Dyadic Operation, 1-14, 4-2, 4-3, 5-6
  - Execution,
    - Concurrent, 8-4
    - Timing Chart, 8-5
  - Format Summary, 4-141–4-150
  - FSGLDIV, 4-17
  - FSGLMUL, 4-17
  - Miscellaneous, 1-15
  - Monadic Operation, 1-14, 4-3, 5-5
  - Move, 1-13
  - Operation Word, 7-9
  - Overlap
    - Example, MC68881, 8-22, 8-23
    - Times, MC68881, 8-40
  - Protocol, 7-9
  - Sequence,
    - Context Restore, 6-40
    - Context Save, 6-40
  - Set, 1-12
  - Start-Up Times, 8-25
  - Termination Times, 8-38
- Instruction Address CIR, 6-20–6-22, 7-7
- Instructions,
  - Constant-to-Register, 4-129
  - Data Movement, 4-2
  - External-to-Register, 4-127
  - Fully-Concurrent, 5-6
  - Minimum Concurrency, 5-5
  - Move Control Registers, 4-130
  - Move Multiple FPN Registers, 1-13, 4-130
  - Partially-Concurrent, 5-6
  - Program Control, 4-4
  - Register-to-Register, 4-127
  - System Control, 4-5
- Integer
  - Computations, Concurrent, 5-1
  - Formats, 1-11, 3-1
- Inter-Cycle Timing Restrictions, 10-14
- Interface, Coprocessor, 1-2, 1-9, 7-1
- Intermediate Result Format, 6-16
- Internal Format, 3-7
- Interprocessor Transfers, 7-8
- Interrupt
  - Exception, 6-26
  - Latency, 8-5
  - Processing, 5-13
  - Task Switch, 5-14, 5-15

- Late Chip Select
  - Logic Example, 10-9
  - Timing, 10-9
- Latency, Interrupt, 8-5
- Linpack Benchmark, 5-10, 5-11
- Loops, MC68882 Instruction, 5-9

- Mantissa Sizes, 1-11
- Maximum Ratings, 12-1
- MC68881
  - Arithmetic Operation Timing, 8-14
  - Block Diagram, 1-7
  - Busy State Frame Format, 6-30
  - Detail Timing Tables, 8-19
  - FMUL and FMOVE Instruction Concurrency, 5-7
  - FMUL Instruction Concurrency, 5-2
  - Idle State Frame Format, 6-30
  - Instruction Overlap
    - Example, 8-22, 8-23
    - Times, 8-40
  - Take Mid-Instruction Exception Dialog, 7-34
- MC68882
  - Arithmetic Operation Timing, 8-15
  - Block Diagram, 1-8
  - Busy State Frame Format, 6-31
  - Code Optimization, 5-9
  - Concurrent Operations, 8-13
  - Exception Handlers, 6-28
  - External-to-Register Instruction Dialog, 7-24
  - FMOVE Instruction
    - Arranging, 5-9
    - Execution Times, 5-10
  - FMUL and FMOVE Instruction Concurrency, 5-8
  - Idle State Frame Format, 6-31
  - Instruction Loops, 5-9
  - OPCLASS 010 Instruction Dialog, 7-22
  - OPCLASS 011 Instruction Dialog, 7-24
  - Performance Improvement Example, 5-10
  - Programming Considerations, 1-16
  - Register Conflicts, 5-9
  - Register-to-External Instruction Dialog, 7-26
  - Take Mid-Instruction Exception Dialog, 7-36, 7-37
  - Take Pre-Instruction Exception Dialog, 7-33, 7-34
- Mid-Instruction
  - Exception
    - Dialog, MC68881, 7-34
    - Dialog, MC68882, 7-36, 7-37
    - Primitive, 7-18
    - Primitive Format, 7-18
    - Stack Frame, 7-19
  - Interrupt Dialog, 7-35, 7-38
- Middle Phase, 6-38
- Minimum
  - Concurrency Instructions, 5-5
  - Exception Handler Example, 5-12

# Miscellaneous

- Instruction, 1-15
- Tests, 4-12
- Mnemonics, Conditional Test, 4-4
- Mode Control Byte, 1-5, 2-3
- Model, Programming, 1-4, 2-1
- Modes,
  - Addressing, 1-15, 4-13
  - Rounding, 6-15
- Monadic Operation
  - Calculation Times, 8-34
  - Instruction, 1-14, 4-3, 5-5
  - Format, 4-3
- Move Control Registers Instructions, 4-130
  - Dialog, 7-26, 7-27
  - Format, 4-130
- Move FPCr Encoding, 4-132
- Move Instruction, 1-12
- Move Multiple FPN Registers Instructions, 1-13, 4-130
  - Dialog, 7-26, 7-27
  - Encoding, 4-134
  - Format, 4-132
- MPU-Detected
  - Exceptions, 6-24
  - Protocol Violation Exception, 6-25
- Multiple
  - Exceptions, 6-19
  - Register Transfer Times, 8-38

- OPCLASS 101 Instruction Dialog, 7-26, 7-27
- OPCLASS 110 Instruction Dialog, 7-27, 7-28
- OPCLASS 111 Instruction Dialog, 7-27, 7-28
- Operand Address CIR, 7-8
- Operand Alignment, Data Bus, 10-2
- Operand CIR, 5-4, 6-20, 6-34, 6-36, 7-3, 7-4-7-7, 7-13, 7-29, 7-40, 10-3-10-5, 10-14, 10-15
- Operand Errors, 6-7
  - Exception, 6-7
- Operand Transfer Times, 8-26
- Operation,
  - Peripheral Processor, 11-4
  - Reset, 10-5
  - Tables, 4-15
  - Word, Instruction, 7-9
- Operation Word CIR, 7-5
- OPERR Exception, 6-7
- Ordering Information, 13-1
- Other Format Conversion, 3-9
- Output Operation Conversion Times, 8-33-8-35
- Overflow
  - Exception, 6-9
  - Processing, 4-15
- Overhead, Coprocessor Interface, 8-6
- Overview,
  - Bus Transfer, 10-1
  - FRESTORE Instruction, 6-29
  - FSAVE Instruction, 6-29
  - Hardware, 1-3
- OVFL Exception, 6-9

— N —

- NAN, 3-5, 4-15, 10-6
- NC Pin, 9-6
- No Connect Pin, 9-6
- Normalized Numbers, 3-4
- Not-A-Numbers, 3-5, 4-15, 10-6
  - Signaling, 3-6, 4-15
- Notations, Instruction Description, 4-17
- Null Primitive, 7-11
  - Encodings, 7-12
  - Format, 7-11
  - Times, 8-26
- Null State Frame, 6-32
  - Format, 6-30, 6-31
- Numbers,
  - Denormalized, 3-4
  - Normalized, 3-4

— P —

- P Format, 3-13
- Package Dimensions, 13-3
- Packed Decimal Real Format, 1-11, 3-6, 3-7, 3-13
- Partially-Concurrent Instructions, 5-6
- PC Bit, 7-11
- Peripheral Connection,
  - 16-bit Bus, 11-3, 11-4
  - 8-bit Bus, 11-3, 11-4
- Peripheral Processor Operation, 11-4
- PF Bit, 7-11
- Phase,
  - End, 6-38
  - Idle, 6-38
  - Initial, 6-38
  - Middle, 6-38
  - Reset, 6-37
- Pin
  - Assignments, 13-2
  - GND, 9-5, 9-6
  - VCC, 9-5, 9-6
  - NC, 9-6
  - No Connect, 9-6
- Port Size,
  - 16-Bit, 10-3
  - 32-Bit, 10-2
  - 8-Bit, 10-4

— O —

- OPCLASS 000 Instruction Dialog, 7-22
- OPCLASS 010 Instruction Dialog, 7-22
  - MC68882, 7-24
- OPCLASS 011 Instruction Dialog, 7-24, 7-25
  - MC68882, 7-26
- OPCLASS 100 Instruction Dialog, 7-26, 7-27

- Power Considerations, 12-1
- Power Supply Connections, 9-5
- Pre-Instruction Exception
  - Dialog, 7-31
  - MC68882, 7-33, 7-34
  - Primitive, 7-18
  - Format, 7-18
  - Stack Frame, 7-18
- Predicates, Conditional, 4-136
- Primitive,
  - Coprocessor Response, 7-10
  - Evaluate Effective Address and Transfer Data, 7-13
  - Null, 7-11
  - Take Mid-Instruction Exception, 7-18
  - Take Pre-Instruction Exception, 7-17
  - Transfer Multiple Coprocessor Registers, 7-15
  - Transfer Single Main Processor Register, 7-14
- Privilege Violation Exception, 6-27
- Processing,
  - Bus
    - Arbitration, 5-13
    - Error, 5-14
  - Condition Code, 4-16
  - Context Switch, 5-13, 5-14
  - Exception, 5-14, 6-1
  - Interrupt, 5-13
  - Overflow, 4-16
  - Round, 4-16
  - Underflow, 4-16
- Program Control Instructions, 4-4
- Programming,
  - Coprocessor
    - Applications, 5-1
    - Systems, 5-10
  - Considerations, 1-16
  - Model, 1-4, 2-1
- Protocol,
  - FRESTORE Instruction, 6-38
  - FSAVE Instruction, 6-36
  - Instruction, 7-9
  - Restrictions, Coprocessor Interface, 10-15
  - Violation Exception,
    - Coprocessor-Detected, 6-20
    - MPU-Detected, 6-25

— Q —

Quotient Byte, 1-5, 2-6

— R —

- R/W Signal, 9-3, 10-6, 10-12
- Ratings, Maximum, 12-1
- Read Cycles,
  - Asynchronous, 10-12
  - Synchronous, 10-9, 10-10

- Read/Write Signal, 9-3, 10-6, 10-12
- Recovery, Exception, 6-22
- Register,
  - Conflicts, MC68882, 5-9
  - Coprocessor Interface, 1-6, 7-2, 7-3, 9-2, 10-1
- Floating-Point
  - Control, 2-2, 2-3, 6-4, 6-18, 10-5
  - Data, 2-1
- Field Encoding, 4-127
  - Instruction Address, 2-8, 6-22, 7-7, 7-27, 7-28, 7-35
  - Status, 2-4–2-7, 6-4, 6-19, 10-5
- FPIAR, 2-8, 6-23, 7-8, 7-27, 7-29, 7-39
- Register Select CIR, 6-21, 7-7, 7-15, 7-27, 10-3, 10-14
- Register-to-External Instructions, 4-129
  - Dialog, 7-24
  - MC68882, 7-26
  - Format, 4-129
- Register-to-Register Instructions, 4-127
  - Dialog, 7-22, 7-23
  - Format, 4-127
- Register/Memory Field, 4-138
- Reset
  - Logic Example, 10-6
  - Operation, 10-5
  - Phase, 6-37
- RESET Signal, 9-4, 10-5
- Response CIR, 5-1, 5-2, 5-4, 5-8, 5-13, 6-3, 6-5, 6-10, 6-14, 6-17, 6-20–6-22, 6-25, 6-35, 6-37, 7-3–7-6, 7-10, 7-19, 7-31, 8-7–8-11, 8-24, 8-25, 8-33, 8-36, 10-9, 10-12, 10-14, 10-15
- Response Primitive,
  - Coprocessor, 7-10
  - Format, 7-10
  - Summary, 7-19
- Responses, Save Command, 6-36
- Restore CIR, 6-21, 6-38, 7-5, 7-6, 7-30, 10-13
- Restrictions,
  - Coprocessor Interface Protocol, 10-15
  - Inter-Cycle Timing, 10-14
- Round Processing, 4-16
- Round/Store Result Phase Timing, 8-4
- Rounding
  - Algorithm, 6-17
  - Modes, 6-15
  - Operation Times, 8-35

— S —

- S Format, 3-10
- Save CIR, 6-21, 6-35–6-37, 7-5–7-7, 7-17, 7-29, 7-40, 8-18, 10-9, 10-14, 10-15
- Save Command Responses, 6-36
- ScanPC, 7-19
- Sense Device
  - Circuit Example, 9-5
  - Signal, 9-5

SENSE Signal, 9-5  
 Set, Instruction, 1-12  
 Signal,  
   Address Strobe, 9-3, 10-6, 10-9–10-12  
   AS, 9-3, 10-6, 10-9–10-12  
   Chip Select, 7-3, 9-3, 10-6, 10-8, 10-10, 10-11  
   CLK, 9-4, 10-5, 10-10  
   Clock, 9-4, 10-5, 10-10  
   CS, 7-3, 9-3, 10-6, 10-8, 10-10, 10-11  
   Data Strobe, 9-3, 10-6, 10-9–10-13  
   DS, 9-3, 10-6, 10-9–10-13  
   DSACK0, 1-6, 6-21, 7-3, 9-3, 10-2–10-4  
     10-6, 10-9–10-11, 10-13, 11-2, 11-3  
   DSACK1, 1-6, 6-21, 7-3, 9-3, 10-2–10-4  
     10-6, 10-10–10-13, 10-14, 11-2, 11-3  
   R/W, 9-3, 10-6, 10-12  
   Read/Write, 9-3, 10-6, 10-12  
   RESET, 9-4, 10-5  
   Sense Device, 9-5  
   SENSE, 9-5  
   SIZE, 9-2, 10-1, 10-2, 10-3, 10-4, 11-2,  
     11-3  
   Summary, 9-6  
 Signaling Not-A-Numbers, 3-5, 4-15  
 Exception, 6-6  
 Signals,  
   A0-A4, 7-2, 9-1, 10-1–10-4, 11-2, 11-3  
   A13-A15, 10-7  
   A16-A19, 10-7  
   Data Transfer and Size Acknowledge, 1-6, 6-21,  
     7-2, 7-3, 9-3, 10-2–10-4, 10-6,  
     10-9–10-11, 10-13, 11-2, 11-3  
   D0-D31, 7-3, 9-3, 10-1, 10-3–10-5, 11-2, 11-3  
   FC0-FC2, 10-7  
   Function Code, 10-7  
 Significand, 3-3  
 Single Precision Format, 3-10  
 Size, Data Bus, 9-2  
 SIZE Signal, 9-2, 10-1–10-4, 11-2, 11-3  
 Sizes,  
   Exponent, 1-11  
   Mantissa, 1-11  
   State Frame, 5-10  
 SNAN, 3-6, 4-15  
 Exception, 6-6  
 Source Format Field Encoding, 4-129  
 Source Specifier Field, 4-138  
 Specifications, Electrical, 12-1  
 Stack Frame,  
   Mid-Instruction Exception, 7-18  
   Pre-Instruction Exception, 7-18  
 Start-Up  
   Phase Timing, 8-3  
   Times, Instruction, 8-25  
 State Frame,  
   Busy, 6-35  
   Formats, 6-29  
   Idle, 6-32  
   Null, 6-32

Sizes, 5-10  
 Transfer Times, 8-38  
 Summary,  
   Context Switching, 6-39  
   Data Types, 3-7  
   Format, 1-12, 1-13  
   Instruction Format, 4-141–4-150  
   Response Primitive, 7-19  
   Signal, 9-7  
 Switching, Context, 6-28  
 Synchronous Read Cycles, 10-9  
   Timing, 10-10  
 System Control Instructions, 4-5

— T —

Tables,  
   Execution Timing, 8-10  
   MC68881 Detail Timing, 8-19  
   Operation, 4-15  
 Take BSUN Exception Dialog, 7-38  
 Take F-Line Emulator Exception Dialog, 7-39  
 Take Mid-Instruction Exception  
   Dialog, 7-32  
   MC68881, 7-34  
   MC68882, 7-36, 7-37  
   Primitive, 7-18  
   Format, 7-18  
 Take Pre-Instruction Exception  
   Dialog, 7-31  
   MC68882, 7-33, 7-34  
   Primitive, 7-16  
   Format, 7-17  
 Task Switch Interrupt, 5-14, 5-15  
 Tests,  
   IEEE Aware, 4-11  
   IEEE Nonaware, 4-10  
   Miscellaneous, 4-12  
 TF Bit, 7-11  
 Thermal Characteristics, 12-1  
 Times,  
   Arithmetic Calculation, 8-30  
   Conditional Termination, 8-36, 8-37  
   Dyadic Operation Calculation, 8-30–8-33  
   Exception  
     Handling, 8-33  
     Processing, 8-39  
   Input Operand Conversion, 8-27, 8-28  
   Instruction  
     Overlap, MC68881, 8-40  
     Start-Up, 8-25  
     Termination, 8-38  
   Monadic Operation Calculation, 8-34  
   Multiple Register Transfer, 8-38  
   Null Primitive, 8-26  
   Operand Transfer, 8-26  
   Output Operation Conversion, 8-33, 8-35  
   Rounding Operation, 8-35  
   State Frame Transfer, 8-38

Timing,  
 Arithmetic Operation, 8-12  
   MC68881, 8-12  
   MC68882, 8-12  
 Asynchronous  
   Read Cycle, 10-12  
   Write Cycle, 10-13  
 Calculation  
   Example, 8-16  
   Phase, 8-3  
 Chart, Instruction Execution, 8-6  
 Chip Select, 10-6  
 Coprocessor Interface Overhead, 8-8, 8-9  
 Diagrams, Foldout  
 Effective Address Calculation, 8-12  
 Late Chip Select, 10-9  
 Restrictions, Inter-Cycle, 10-14  
 Round/Store Result Phase, 8-4  
 Start-Up Phase, 8-3  
 Synchronous Read Cycle, 10-9  
 Trace Exception, 6-25  
 Transcendental Instruction Accuracy, 4-7  
 Transfer Multiple Coprocessor Registers  
   Example, 7-16  
   Primitive, 7-15  
   Format, 7-15  
 Transfer Single Main Processor Register  
   Primitive, 7-14  
   Format, 7-14  
 Transfers, Interprocessor, 7-8  
 Types,  
   CPU Space, 7-2  
   Data, 3-3, 3-13  
 Typical  
   Coprocessor Configuration, 1-6  
   Execution Timing Assumptions, 8-11

— U —

Undefined Command Word, 4-133  
 Underflow  
   Exception, 6-11  
   Processing, 4-15

UNFL Exception, 6-11  
 Unit, Bus Interface, 1-6

— V —

Valid Effective Address Codes, 7-14  
 VCC  
   Decoupling, 9-6  
   Pin Assignments, 9-6  
 Vector Numbers, Exception, 7-17

— W —

Write Cycles, Asynchronous, 10-13

— X —

X Format, 3-12

— Z —

Zeros, 3-5

— NUMERALS —

16-bit  
   Bus  
     Coprocessor Connection, 11-2  
     Peripheral Connection, 11-3, 11-4  
   Port Size, 10-3  
 32-bit  
   Bus Coprocessor Connection, 11-1  
   Port Size, 10-2  
 8-bit  
   Bus  
     Coprocessor Connection, 11-2, 11-3  
     Peripheral Connection, 11-3, 11-4  
   Port Size, 10-4