

```
ENTITY numarator IS
    GENERIC( delay: TIME := 10 ns);
    PORT(clock, reset, load: IN BIT;
        minus2: IN BIT;
        intrare paralela: IN INTEGER;
        iesire: OUT INTEGER);
END numarator;
ARCHITECTURE behave OF numarator IS
--declaratii de semnale, componente, etc
BEGIN
PROCESS( clock, reset)
    VARIABLE temp: INTEGER;
BEGIN
    IF reset='0' THEN
        temp := 0;
    ELSIF clock='1' AND clock'EVENT and clock'LAST VALUE='0' THEN
        IF load='1' THEN
             temp := intrare paralela;
        ELSE
            IF minus2='0' THEN
                 temp := temp-1;
             ELSIF minus2='1' THEN
                 temp := temp-2;
             ELSE
                 temp := temp;
             END IF;
        END IF;
    END IF;
    iesire <= temp AFTER delay;
END PROCESS;
END ARCHITECTURE behave;
ENTITY clk gen IS
    GENERIC(t high: TIME:=30 ns; t period: TIME:=50 ns; t reset: TIME:=10 ns);
    PORT(clock: OUT BIT:='1'; reset : OUT BIT);
END clk gen;
ARCHITECTURE behave OF clk gen IS
    reset<='0', '1' AFTER t reset;
    PROCESS
    BEGIN
        IF NOW > 10 us THEN
             WAIT;
        END IF;
```

```
clock<='1', '0' AFTER t high;
         WAIT FOR t period;
    END PROCESS;
END ARCHITECTURE:
      TESTBENCH
ENTITY test IS
END test;
ARCHITECTURE struct OF test IS
    COMPONENT numarator IS
         GENERIC( delay: TIME := 10 ns);
         PORT(clock, reset, load: IN BIT;
             minus2: IN BIT;
             intrare paralela: IN INTEGER;
             iesire: OUT INTEGER);
    END COMPONENT;
    COMPONENT clk gen IS
         GENERIC(t high: TIME:=30 ns; t period: TIME:=50 ns; t reset: TIME:=10 ns);
         PORT(clock: OUT BIT:='1'; reset : OUT BIT);
    END COMPONENT;
    SIGNAL clock s, reset s, load s: BIT;
    SIGNAL minus2 s: BIT;
    SIGNAL intrare paralela s: INTEGER := -5;
    SIGNAL iesire s: INTEGER;
BEGIN
et1: numarator GENERIC MAP(delay => 5ns)
    PORT MAP (clock => clock s, reset => reset s, load => load s, minus2 => minus2 s, intrare paralela =>
intrare paralela s, iesire => iesire s);
et2: clk gen GENERIC MAP (t high => 40ns, t period => 100ns, t reset => 30ns) PORT MAP (clock => clock s,
reset => reset s);
load s <='0', '1' after 240 ns, '0' AFTER 440 ns;
minus2 s <='0', '1' after 5 us;
intrare paralela s <= 100 AFTER 150 ns;
END struct;
```