گزارشات ماژول RegisterBank (سوال اول تكليف دوم كه كدش به درستى قابل سنتز بود):

Design Summary

Top Level Output File Name : RegisterBank.ngc

Primitive and Black Box Usage:

#BELS : 4217 #INV : 1 #LUT2 : 1 : 80 #LUT3 #LUT5 : 2299 #LUT6 : 1835 #MUXF7 : 1 #FlipFlops/Latches : 2176 #FDR : 128 #FDRE : 2048 #Clock Buffers : 1 #BUFGP : 1 **#IO Buffers** : 78 #IBUF : 45 **#OBUFT** : 33

Device utilization summary:

.____

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 2176 out of 18224 11%

Number of Slice LUTs: 4216 out of 9112 46%

Number used as Logic: 4216 out of 9112 46%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 4216

Number with an unused Flip Flop: 2040 out of 4216 48% Number with an unused LUT: 0 out of 4216 0% Number of fully used LUT-FF pairs: 2176 out of 4216 51%

Number of unique control sets: 128

IO Utilization:

Number of IOs: 79

Number of bonded IOBs: 79 out of 232 34%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

Partition Resource Summary:

No Partitions were found in this design.

:======================================				
Timing Report				
iming Summary:				
 Speed Grade: -3				
Minimum period: 1.321ns (Maximum Frequency: 637.814MHz) Minimum input arrival time before clock: 8.835ns Maximum output required time after clock: 7.259ns Maximum combinational path delay: 12.763ns				
Timing Details:				
All values displayed in nanoseconds (ns)				
Total number of paths / destination parts: 4288 / 2176				
Maximum output required time after clock: 7.259ns Maximum combinational path delay: 12.763ns Timing Details:				

گزارشات ماژول m_counter (سوال دوم تكليف دوم كه كدش به درستى قابل سنتز بود):

Design Summary

Top Level Output File Name : m_counter.ngc

Primitive and Black Box Usage:

BELS

: 140 GND : 1 # INV : 4 # LUT2 : 13 LUT3 : 15 # LUT4 : 28 # LUT5 : 16 # LUT6 : 6 # MUXCY : 32 # VCC : 1 # XORCY : 24 # FlipFlops/Latches : 29 FDC : 3 **FDCE** : 26 # Clock Buffers : 1 BUFGP : 1 # IO Buffers : 48 **IBUF** : 23 **OBUF** : 25 # DSPs : 2 : 2 DSP48A1

Device utilization summary:

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 29 out of 18224 0% Number of Slice LUTs: 82 out of 9112 0% Number used as Logic: 82 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 84

Number with an unused Flip Flop: 55 out of 84 65% Number with an unused LUT: 2 out of 84 2% Number of fully used LUT-FF pairs: 27 out of 84 32%

Number of unique control sets:

IO Utilization:

49 Number of IOs:

Number of bonded IOBs: 49 out of 232 21%

Specific Feature Utilization: Number of BUFG/BUFGCTRLs: Number of DSP48A1s:		16 6% 6%		
Partition Resource Summary:				
No Partitions were found in thi	s design.			
	=========	========	=========	
		g Report		
Timing Summary:		=======		=============
Speed Grade: -3				
Minimum period: 2.393ns (Ma Minimum input arrival time be Maximum output required tim Maximum combinational path	efore clock: 3.921 ne after clock: 16.2	ns)	
Timing Details:				
All values displayed in nanoseco	nds (ns)			
Timing constraint: Default perio Clock period: 2.393ns (frequen Total number of paths / destina	cy: 346.514MHz)		=======	=======

گزارشات ماژول sequence_detector (سوال سوم تكليف دوم كه كدش قابل سنتز بود):

Design Summary

Top Level Output File Name : sequence_detector.ngc

Primitive and Black Box Usage:

#BELS :77 #GND : 1 #INV : 3 #LUT1 : 15 #LUT2 : 2 #LUT3 : 18 #LUT4 : 2 #LUT5 : 1 #LUT6 : 2 : 15 #MUXCY #MUXF7 : 1 #VCC : 1 **#XORCY** : 16 #FlipFlops/Latches : 27 #FD 1 : 7 #FDRE : 4 #FDRE 1 : 16 #Clock Buffers : 1 #BUFGP : 1 **#IO Buffers** : 21 #IBUF : 4 #OBUF : 17

Device utilization summary:

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 27 out of 18224 0%
Number of Slice LUTs: 43 out of 9112 0%
Number used as Logic: 43 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 46

Number with an unused Flip Flop: 19 out of 46 41% Number with an unused LUT: 3 out of 46 6% Number of fully used LUT-FF pairs: 24 out of 46 52%

Number of unique control sets: 3

IO Utilization:

Number of IOs: 22

Number of bonded IOBs: 22 out of 232 9%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

artition Resource Summary:
No Partitions were found in this design.
·
======================================
iming Summary:
peed Grade: -3
Minimum period: 3.580ns (Maximum Frequency: 322.125MHz) Minimum input arrival time before clock: 3.291ns Maximum output required time after clock: 4.021ns Maximum combinational path delay: No path found
iming Details:
Il values displayed in nanoseconds (ns)
======================================

گزارشات ماژول Binary_Divisibility_By_7 (سوال چهارم تکلیف دوم که کدش به درستی قابل سنتز بود):

Design Summary

Top Level Output File Name : Binary_Divisibility_By_7.ngc

Primitive and Black Box Usage:

#BELS #LUT3 : 1 #LUT4 : 3 #FlipFlops/Latches : 3 : 3 #FDR #Clock Buffers : 1 #BUFGP : 1 #IO Buffers : 6 #IBUF : 2 #OBUF : 4

Device utilization summary:

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 3 out of 18224 0% Number of Slice LUTs: 4 out of 9112 0% Number used as Logic: 4 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 7

Number with an unused Flip Flop: 4 out of 7 57% Number with an unused LUT: 3 out of 7 42% Number of fully used LUT-FF pairs: 0 out of 7 0%

Number of unique control sets: 1

IO Utilization:

Number of IOs: 7

Number of bonded IOBs: 7 out of 232 3%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

Partition Resource Summary:

No Partitions were found in this design.

=======================================
Timing Report
Timing Summary:
Speed Grade: -3
Minimum period: 1.752ns (Maximum Frequency: 591.425MHz) Minimum input arrival time before clock: 2.425ns Maximum output required time after clock: 4.745ns Maximum combinational path delay: No path found
Timing Details:
All values displayed in nanoseconds (ns)
======================================

• لازم به ذکر است که تمامی قطعه کد های طراحی شده در تکلیف سری دوم، برای این تکلیف به درستی قابل سنتز بودند.

Clock period: 1.752ns (frequency: 591.425MHz) Total number of paths / destination ports: 9 / 3