### گزارشات سوال اول:

\_\_\_\_\_\_

\*Design Summary\*

\_\_\_\_\_\_

Top Level Output File Name : Top\_module.ngc

#### Primitive and Black Box Usage:

# BELS : 499 # **GND** : 1 INV : 1 # LUT1 : 60 # LUT2 : 45 # LUT3 : 2 # LUT4 : 85 # : 3 LUT5 # LUT6 : 101 # MUXCY : 130 # VCC : 1 # **XORCY** : 70 # FlipFlops/Latches : 76 : 70 FDC # **FDCE** : 6 # Clock Buffers : 1 **BUFGP** : 1 # IO Buffers : 99

#### Device utilization summary:

-----

**IBUF** 

**OBUF** 

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 76 out of 18224 0% Number of Slice LUTs: 297 out of 9112 3% Number used as Logic: 297 out of 9112 3%

:97

: 2

#### Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 299

Number with an unused Flip Flop: 223 out of 299 74% Number with an unused LUT: 2 out of 299 0% Number of fully used LUT-FF pairs: 74 out of 299 24%

Number of unique control sets: 3

**IO** Utilization:

Number of IOs: 100

Number of bonded IOBs: 100 out of 232 43%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

Partition Resource Summary:	
No Partitions were found in this design.	
Timing Report	
Timing Summary:	
Speed Grade: -3	
Minimum period: ".٩٢) ns (Maximum Frequency: ""٤.٧٢) MHz) Minimum input arrival time before clock: ١٤.١٣٨ns Maximum output required time after clock: ٢.٢٩) ns Maximum combinational path delay: No path found	
Timing Details:	
All values displayed in nanoseconds (ns)	
Timing constraint: Default period analysis for Clock 'Clock'	
Clock period: 3.953 ns (frequency: ٣٣٤.٧53 MHz) Total number of paths / destination ports: 1890 / 82	

### گزارشات ماژول سوال دوم-بخش اول:

\* Design Summary \*

Top Level Output File Name : Correlation 32.ngc

#### Primitive and Black Box Usage:

# BELS : 1235 LUT2 : 289 LUT3 : 51 # LUT4 : 131 # LUT5 : 133 # LUT6 : 630 : 1 # MUXF7 # FlipFlops/Latches : 4 FDC : 4 # Clock Buffers : 1 BUFGP : 1 # IO Buffers : 549 IBUF : 545

#### Device utilization summary:

-----

OBUF

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice LUTs: 1234 out of 9112 13% Number used as Logic: 1234 out of 9112 13%

: 4

#### Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 1234

Number with an unused Flip Flop: 1234 out of 1234 100% Number with an unused LUT: 0 out of 1234 0% Number of fully used LUT-FF pairs: 0 out of 1234 0%

Number of unique control sets: 1

#### IO Utilization:

Number of IOs: 550

Number of bonded IOBs: 550 out of 232 237% (\*)

IOB Flip Flops/Latches: 4

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

-----

Partition Resource Summary:

-----

No Partitions were found in this design.

-----

Timing Report	
Timing Summary:	:=========
Speed Grade: -3	
Minimum period: No path found Minimum input arrival time before clock: Ya.Yaéns Maximum output required time after clock: £ .107ns Maximum combinational path delay: No path found	
Timing Details:	
All values displayed in nanoseconds (ns)	
Timing constraint: Default OFFSET IN BEFORE for Clock 'Clock'  Total number of paths / destination ports: Y^1132318591404 / 8	:========

### گزارشات ماژول سوال دوم-بخش دوم:

\_\_\_\_\_

\*Design Summary\*

\_\_\_\_\_\_

Top Level Output File Name : RFCorrelator.ngc

Primitive and Black Box Usage:

-----

# BELS : 76 # : 1 GND # INV : 1 # LUT2 : 4 # LUT3 : 10 # LUT4 : 7 : 19 # LUT5 # LUT6 : 30 MUXF7 : 4 # FlipFlops/Latches : 38 FDC : 38 # Clock Buffers : 1 BUFGP : 1 # IO Buffers : 6 **IBUF** : 2 : 4 **OBUF** 

Device utilization summary:

-----

Selected Device: 6slx16csg324-3

Slice Logic Utilization:

Number of Slice Registers: 38 out of 18224 0% Number of Slice LUTs: 71 out of 9112 0% Number used as Logic: 71 out of 9112 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 102

Number with an unused Flip Flop: 64 out of 102 62% Number with an unused LUT: 31 out of 102 30% Number of fully used LUT-FF pairs: 7 out of 102 6%

Number of unique control sets: 1

IO Utilization:

Number of IOs: 7

Number of bonded IOBs: 7 out of 232 3%

Specific Feature Utilization:

Number of BUFG/BUFGCTRLs: 1 out of 16 6%

\_\_\_\_\_

Partition Resource Summary:

\_\_\_\_\_

No Partitions were found in this design.

-----

Timing Report	
Timing Summary:	
Minimum period: Y. 14 ms (Maximum Frequency: 14 Y. 9 Y 1 MHz) Minimum input arrival time before clock: Y. Y 7 ms Maximum output required time after clock: 3. Y 7 ms Maximum combinational path delay: No path found	
Timing Details:	
All values displayed in nanoseconds (ns)	
======================================	:=========