## Interrupt

#### Interrupt

An **interrupt** is a condition that causes the **microprocessor** to temporarily work on a different task, and then later return to its previous task. **Interrupts** can be internal or external.


Software Interrupt (INT)

Hardware Interrupt

- -Non-maskable Interrupt (NMI)
- -Interrupt Input (INTR)

#### Response to an Interrupt

- i. PUSH FLAGS
- ii. Disables the 8086 INTR interrupt input by clearing the interrupt(IF) in the flag register
- iii. It resets the trap flag (TF) in the flag register
- iv. PUSH CS
- v. PUSH IP
- vi. It does an indirect far jump to the start of the procedure written to respond to the interrupt




#### Return from an Interrupt (IRET)

- IRET restores the flags by popping in the flag register.
   This also reenables INTR.
- If INTR is still high, the program will again enter ISP.
- External hardware must be used to make sure that the signal is made low before you reenable INTR.
- You can reenable INTR within your ISP using the instruction: STI. Otherwise it will be active after reaching IRET of your ISP.


#### Interrupt Vector Table

- You need a dedicated memory space to store the staring CS-IP values of your ISPs.
- Each ISP requires a 2 Byte CS and a 2 Byte IP for its starting address.
- First 1 kB memory (00000H-003FFH) of 8086 is dedicated for storing CS and IP of ISPs.
- We can store 256 ISP in a single 8086
- Since the starting address of an ISP is called Interrupt Vector (or Interrupt Pointer), this address table is called Interrupt Vector Table.

#### Interrupt Vector Table



#### Interrupt Vector Table



#### STI and CLI

- The 8086 INTR input allows some external signal to interrupt the execution of a program
- If the interrupt flag (IF) is cleared, then the INTR input is disabled (masked).

```
CLI = Clear Interrupt -> IF = 0
STI = Set Interrupt -> IF = 1
```

- These two instructions can be used anywhere in the program.
- When the 8086 is reset, IF is automatically cleared. This
  feature ensures that you will have the time necessary for
  initializations before any interrupt occurs.
- For INTR interrupts, the interrupt type is sent to the 8086 from an external device, Priority Interrupt Controller (8259A)

#### Interrupt Flag (IF)

- IF is automatically cleared when you enter an ISP and set when you leave. However you can still manually set IF with STI instruction anywhere within the ISP.
- It is important to clear IF upon entering ISP
  - Prevents a low priority interrupt while processing one with higher priority.
  - -Does not allow same interrupt signal to incur multiple ISP operation.


## **Priority of Interrupts**

Interrupt	Priority
Divide Error, INT n, INTO	Highest
NMI	
INTR	
Single Step	Lowest


IF=1 means the processor is ready to take in any interrupt

the 8259 PIC is used to increase the interrupt pins of the processor


## Priority Interrupt Controller




#### 8259: Programmable Interrupt Controller




#### 8259 Block Diagram



## Multiple Interrupts



#### 8259 System Connection




## Initialization Command Word(ICW)

#### ICW<sub>1</sub>


$A_0$	D <sub>7</sub>	$D_6$	D <sub>5</sub>	$D_4$	D <sub>3</sub>	$D_2$	$D_1$	D <sub>0</sub>	
0	<b>A</b> <sub>7</sub>	<b>A</b> <sub>6</sub>	<b>A</b> <sub>5</sub>	1	LITM	ADI	SNGL	IC <sub>4</sub>	
1=ICW <sub>4</sub> Needed				A <sub>7</sub> -A <sub>5</sub> of Interrupt vector address					

- $D_0$ 0=No ICW<sub>4</sub> Needed
- $D_1$ 1=Single 0=Cascaded
- $D_2$ Call Address Interval 1=Interval of 4 bytes 0=Interval of 8 bytes
- 1=Level Triggered  $D_3$ 0=Edge Triggered

SS MCs 80/85 mode only



# Initialization Command Word(ICW)



 $T_7$ - $T_3$  are  $A_3 - A_0$  of Interrupt vector address


 $A_{10} - A_9$ ,  $A_8$  – Selected according to Interrupt request level.

They are not the address lines to microprocessor

A<sub>0</sub> - 1 Selects ICW<sub>2</sub>

Fig1.4. Initialisation Command Words ICW<sub>1</sub> and ICW<sub>2</sub>

# Initialization Command Word(ICW)




 $S_n = 1 - IR_n$  Input has a slave =  $0 - IR_n$  Input does not have a slave


 $D_2$   $D_1$   $D_0$  – 000 to 111 for IR<sub>0</sub> to IR<sub>7</sub> or slave 1 to slave 8

Fig1.5. ICW<sub>3</sub> in Master and Slave Mode

# Initialization Command Word(ICW)



#### Initialization Sequence




# Operation Command Word (OCW)

# OCW<sub>1</sub> A<sub>0</sub> D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> O M<sub>7</sub> M<sub>6</sub> M<sub>5</sub> M<sub>4</sub> M<sub>3</sub> M<sub>2</sub> M<sub>1</sub> M<sub>0</sub>

- 1 Mask Set
- 0 Mask Clear

# Operation Command Word (OCW)

#### OCW 2



<sup>\* -</sup> In this Mode Lo - L: are used

# Operation Command Word (OCW)

#### OCW 3




Fig: Operation Command Words