

Interrupt

Interrupt

An **interrupt** is a condition that causes the **microprocessor** to temporarily work on a different task, and then later return to its previous task. **Interrupts** can be internal or external.

Software Interrupt (INT)


Hardware Interrupt

- Non-maskable Interrupt (NMI)

- Interrupt Input (INTR)

Response to an Interrupt

- i. PUSH FLAGS
- ii. Disables the 8086 INTR interrupt input by clearing the interrupt (IF) in the flag register
- iii. It resets the trap flag (TF) in the flag register
- iv. PUSH CS
- v. PUSH IP
- vi. It does an indirect far jump to the start of the procedure written to respond to the interrupt




Return from an Interrupt (IRET)

- IRET restores the flags by popping in the flag register. This also reenables INTR.
- If INTR is still high, the program will again enter ISP.
- External hardware must be used to make sure that the signal is made low before you reenables INTR.
- You can reenables INTR within your ISP using the instruction : STI . Otherwise it will be active after reaching IRET of your ISP.



Interrupt Vector Table

- You need a dedicated memory space to store the starting CS-IP values of your ISPs.
- Each ISP requires a 2 Byte CS and a 2 Byte IP for its starting address.
- First 1 kB memory (00000H-003FFH) of 8086 is dedicated for storing CS and IP of ISPs.
- We can store 256 ISP in a single 8086
- Since the starting address of an ISP is called Interrupt Vector (or Interrupt Pointer) , this address table is called Interrupt Vector Table.

Interrupt Vector Table



Interrupt Vector Table

0005 H	IP1	 TYPE 1
0004 H	IP1	
0003 H	CS0	 TYPE 0
0002 H	CS0	
0001 H	IP0	
0000 H	IP0	

STI and CLI

- The 8086 INTR input allows some external signal to interrupt the execution of a program
- If the interrupt flag (IF) is cleared, then the INTR input is disabled (masked).

CLI = Clear Interrupt -> IF = 0

STI = Set Interrupt -> IF = 1

- These two instructions can be used anywhere in the program.
- When the 8086 is reset, IF is automatically cleared . This feature ensures that you will have the time necessary for initializations before any interrupt occurs.
- For INTR interrupts, the interrupt type is sent to the 8086 from an external device, Priority Interrupt Controller (8259A)

Interrupt Flag (IF)


- IF is automatically cleared when you enter an ISP and set when you leave. However you can still manually set IF with STI instruction anywhere within the ISP.
- It is important to clear IF upon entering ISP
 - Prevents a low priority interrupt while processing one with higher priority.
 - Does not allow same interrupt signal to incur multiple ISP operation.

Priority of Interrupts


Interrupt	Priority
Divide Error, INT n, INTO	Highest
NMI	
INTR	
Single Step	Lowest

8086 has only 2 interrupt pins
IF=1 means the processor is ready to take in any interrupt
the 8259 PIC is used
to increase the
interrupt pins of the
processor


Priority Interrupt Controller




8259: Programmable Interrupt Controller




8259 Block Diagram



Multiple Interrupts



8259 System Connection



Initialization Command Word(ICW)

ICW₁

A₀ D₇ D₆ D₅ D₄ D₃ D₂ D₁ D₀

0	A ₇	A ₆	A ₅	1	LITM	ADI	SNGL	IC ₄
---	----------------	----------------	----------------	---	------	-----	------	-----------------


D₀ 1=ICW₄ Needed
 0=No ICW₄ Needed

D₁ 1=Single
 0=Cascaded


D₂ Call Address Interval
 1=Interval of 4 bytes
 0=Interval of 8 bytes

D₃ 1=Level Triggered
 0=Edge Triggered

A₇-A₅ of Interrupt vector address
 MCs 80/85 mode only



Initialization Command Word(ICW)



T₇-T₃ are A₃ – A₀ of Interrupt vector address


A₁₀ – A₉, A₈ – Selected according to Interrupt request level.

They are not the address lines to microprocessor


A₀ – 1 Selects ICW₂

Fig1.4. Initialisation Command Words ICW₁ and ICW₂

Initialization Command Word(ICW)




S_n = 1 – IR_n Input has a slave
 = 0 – IR_n Input does not have a slave




D₂ D₁ D₀ – 000 to 111 for IR₀ to IR₇ or slave 1 to slave 8

Fig1.5. ICW₃ in Master and Slave Mode

Initialization Command Word(ICW)



Initialization Sequence



Operation Command Word (OCW)

OCW₁

A_0 D_7 D_6 D_5 D_4 D_3 D_2 D_1 D_0


0	M₇	M₆	M₅	M₄	M₃	M₂	M₁	M₀
----------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------	----------------------

1 - Mask Set

0 - Mask Clear

Operation Command Word (OCW)

OCW 2



* - In this Mode L₀ - L₂ are used

Operation Command Word (OCW)

OCW 3




Fig (b) :




Fig : Operation Command Words