

# Introduction to Hardware Description Languages with Verilog

By Jake D. Karas

**Objective:**

This lab introduced the basics of the Verilog Hardware Description Language, a powerful tool used by digital logic designers to simulate a boolean function prior to purchasing any hardware components in order to reduce expenditures and improve the circuit's performance. In Modelsim, the software utilized to create and compile logic codes as well as simulate their outputs, three unique coding approaches were taken to simulate a particular logic circuit derived from a diagram. These approaches are the Gate Level Modeling Technique, Boolean Equation Programming, and Behavioral Modeling.

**Equipment Used:**

- Modelsim Software

**Methodology:**

Prior to typing anything into Modelsim, the boolean equation was derived from the given circuit schematic. Additionally, the truth table was derived, which was used later to check each simulation.

Gate Level Modeling is the action of programming each logic gate into a hardware description language to create a simulation of a particular boolean function. Within the .v file utilized for modeling the circuit in this manner, each individual gate's meaning was typed out (and/or/not) with its output expressed first followed by the two inputs. The gates that didn't connect directly to the output, but rather to higher-level gates within the same circuit, were given special "wire" outputs, and the higher-level gates took some of these as their inputs.

To run this file, another file, known as a testbench, was also programmed. Testbenches feed the main program file the input conditions and combinations at each particular timestamp within the simulation. This first testbench ran off of the monitor function, which states the timestamp in which each input changes between states.

Once the program and testbench files compiled successfully, a simulation was performed through the "Simulate" tab at the top of the screen. After adding all the signal waves from the inputs and outputs, the simulation was ran, and the signal waves were generated with respect to time. Whenever a particular wave was at its lower position, that corresponds to a logic value of '0', whereas when it was at its higher position, it resembled a logic '1'.

The second Verilog programming method, Boolean Equation programming, requires the fewest lines of code to create a circuit simulation. With this method, the output variable was assigned to equal the given boolean function of the inputs. Another testbench was created to test this version of the circuit, except this time, instead of utilizing the monitor function, it read the input combinations from a third file, known as a test vector. The simulation itself was then prepared and performed in the same manner as before.

The third and final programming method utilized in Modelsim was Behavioral Programming. Instead of treating the boolean function as a set of logic gates or an equation, it was now treated in a similar manner to a C/C++ program. This iteration of the program utilized an if/else statement to describe when the output should be a logic '1' and when it should be a '0'.

**Equation and Truth Table:**

$$F(A, B, C, D) = A'D' + (BC + BD') = A'D' + BC + BD'$$

A	B	C	D	F
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

**ModelSim Circuit Codes and Output Waves:****Gate Level Modeling Technique Programming:****Main Program:**

```

1  module GLMT(A,B,C,D,x); //Declare all input/output variables.
2  input A,B,C,D; //Assign each variable to one of three types(input, output, or wire).
3  output x;
4  wire e,f,g,h,i; //Create additional wire variables.
5  not n1(e,A); //Output of each not first, then its input.
6  not n2(f,D);
7  and a1(g,e,f); //Output of each and/or first, then its inputs.
8  and a2(h,B,C);
9  and a3(i,f,B);
10 or o1(j,h,i);
11 or o2(x,g,j);
12 endmodule

```

**TestBench:**

```

1  module GLMT_Method_tb();
2  reg A_in, B_in, C_in, D_in;
3  wire x_out;
4
5  initial
6  begin
7  $monitor("simtime=%g, A_in=%b, B_in=%b, C_in=%b, D_in=%b, x_out=%b",
8  $time, A_in, B_in, C_in, D_in, x_out);
9
10 end
11
12 GLMT r1(.A(A_in), .B(B_in), .C(C_in), .D(D_in), .x(x_out));
13
14 initial
15 begin
16
17 #5 A_in=1'b0; B_in=1'b0; C_in=1'b0; D_in=1'b0;
18 #5 A_in=1'b0; B_in=1'b0; C_in=1'b0; D_in=1'b1;
19 #5 A_in=1'b0; B_in=1'b0; C_in=1'b1; D_in=1'b0;
20 #5 A_in=1'b0; B_in=1'b0; C_in=1'b1; D_in=1'b1;
21 #5 A_in=1'b0; B_in=1'b1; C_in=1'b0; D_in=1'b0;
22 #5 A_in=1'b0; B_in=1'b1; C_in=1'b0; D_in=1'b1;
23 #5 A_in=1'b0; B_in=1'b1; C_in=1'b1; D_in=1'b0;
24 #5 A_in=1'b0; B_in=1'b1; C_in=1'b1; D_in=1'b1;
25 #5 A_in=1'b1; B_in=1'b0; C_in=1'b0; D_in=1'b0;
26 #5 A_in=1'b1; B_in=1'b0; C_in=1'b0; D_in=1'b1;
27 #5 A_in=1'b1; B_in=1'b0; C_in=1'b1; D_in=1'b0;
28 #5 A_in=1'b1; B_in=1'b0; C_in=1'b1; D_in=1'b1;
29 #5 A_in=1'b1; B_in=1'b1; C_in=1'b0; D_in=1'b0;
30 #5 A_in=1'b1; B_in=1'b1; C_in=1'b0; D_in=1'b1;
31 #5 A_in=1'b1; B_in=1'b1; C_in=1'b1; D_in=1'b0;
32 #5 A_in=1'b1; B_in=1'b1; C_in=1'b1; D_in=1'b1;
33
34 end
35 endmodule

```


# Introduction to Hardware Description Languages with Verilog

Jake D. Karas

U0000008780

10/14/2021

## Output Waves:



## Boolean Equation Programming:

### Main Program:

```
1 module Bool_Eq(A,B,C,D,x); //Declare all variables.
2   input A,B,C,D; //Define inputs.
3   output x; //Define outputs.
4   assign x = (~A&~D) | ((B&C) | (~D&B)); //Assign the outpt variable in a similar manner to C or C++, but with logic operators.
5 endmodule
```


### TestBench:

```
1 module Bool_Eq_tb();
2   reg A_in, B_in, C_in, D_in;
3   wire x_out;
4
5   reg [3:0] testvectors [15:0]; //Make a 4-bit register for 16 combinations.
6   integer i; //For-loop control variable.
7
8   Bool_Eq x1 (.A(A_in), .B(B_in), .C(C_in), .D(D_in), .x(x_out));
9
10  initial begin
11    $readmemb ("C:/Users/Jake/Documents/ModelSim/Lab 4/Bool_Eq_testvector.tv", testvectors); // Bool_Eq_testvecor.tv is a testvector which represents the truth table input combinations.
12  end
13
14  always begin
15    for (i=0; i<16; i=i+1) begin
16      [A_in, B_in, C_in, D_in] = testvectors[i]; //reads vectors from testvectors and assign those to A_in, B_in, C_in, and D_in.
17      #10;
18    end
19  end
20
21 endmodule
```

### TestVector:

1	0000
2	0001
3	0010
4	0011
5	0100
6	0101
7	0110
8	0111
9	1000
10	1001
11	1010
12	1011
13	1100
14	1101
15	1110
16	1111

## Output Waves:



# Introduction to Hardware Description Languages with Verilog

Jake D. Karas

U0000008780

10/14/2021

## Behavioral Modeling:

```
1 module BehavioralModeling(A, B, C, D, x); //Declare all variables.
2   input A, B, C, D; //Define inputs.
3   output x; //Define outputs.
4   reg x;
5   always @ (A or B or C)
6   begin
7       if ((A==0 && D == 0) || ((B==1 && C==1) || (B==1 && D==0))) //Program an if/else statement similar to C/C++ to control the output.
8           x = 1;
9       else x = 0;
10  end
11 endmodule
```

## Conclusion:

These three hardware description language programming methods are important to logic circuit designers in a number of approaches. For instance, it allows one to easily test a logic circuit design prior to purchasing any physical components, saving on design costs. Also, it is easier to test simplifications of a particular circuit prior to building it with hardware, reducing both costs and internal delay between the time of input state changes and output state changes.