Hierarchcial Design

By Jake D. Karas

Objective:

The objective of this lab was to understand and apply hierarchical logic design to generate a large circuit from "blocks" of smaller logic circuits. The design prompt this was tested with in this lab stated to create a four-bit binary number adder from four full adders.

Equipment Used:

- Multisim Software
- Verilog Modelsim Software


Methodology:

First, the truth table for both the sum and carry outputs a full adder was derived based on the circuit description. Using this truth table, K-Maps were developed and used to obtain the simplified equations for each output. This circuit was then drawn in Multisim to pre-test each truth table.

With the equations confirmed by testing the truth tables, the full adder was implemented in Modelsim via a Verilog program file utilizing the boolean equation programming method. A testbench file, along with a testvector, was then generated to test all input combinations for this circuit. After compiling all three files, a simulation was run, with the position of each input and output wave for each time period denoting a logic 0 or 1. Like the previous lab, a low position denoted a logic 0 while a high position implied a logic 1.

The hierarchical portion of this lab was taking the full adder circuit and utilizing four of them to make a 4-bit binary number adder. The easiest method of chaining four of these together in Modelsim was to treat the full adder as a user-defined function and connect the inputs and outputs correctly utilizing gate-level modeling. Another testbench, this time utilizing the monitor function rather than a testvector, was then created, and a simulation was performed in the same manner as before, except this time, there were four output waves instead of two.

Multisim Circuit Diagram:




Truth Tables and K-Maps:

Sum Bit:

Truth Table:

А	В	C _{in}	S
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

K-Map:




 $S = A'(B \oplus C) + A(B \oplus C) = A \oplus B \oplus C$

<u>Carry Bit:</u> Truth Table:

А	В	C _{in}	C_out
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

K-Map:



$$C_{out} = AB + AC_{in} + BC_{in} = (A \oplus B)C_{in} + AB$$

ModelSim Code:

Full Adder Main Code File:

```
module Full_Adder (a, b, c_in, sum, c_out);
input a, b, c_in;
output sum, c_out;

assign sum = (a ^ b) ^ c_in;
assign c_out = (c_in & (a ^ b)) | (b & a);
endmodule
```

Full Adder Testbench:

```
reg a, b, c_in;
3
     wire sum, c_out;
4
5
     reg [2:0] testvectors [7:0];
6
     integer i;
8
     Full_Adder rl(.a(a), .b(b), .c_in(c_in), .sum(sum), .c_out(c_out));
9
10
   initial begin
11
           $readmemb ("C:/Users/Jake/Documents/ModelSim/Lab 5/Full Adder Testvector.tv", testvectors);
12
   🛱 always begin
13
14
16
            {a, b, c_in} = testvectors[i];
            #10;
    end
end
18
19
20 endmodule
```

Full Adder Testvector:

```
1 000
2 001
3 010
4 011
5 100
6 101
7 110
8 111
```

Four Bit Adder Main Code File:


Four Bit Adder Testbench:

ModelSim Output Waves:

Full Adder:



Four Bit Adder:



Conclusion:

Hierarchical logic design is the process of combining "blocks" of small, simple circuits to create a larger and more complex one. Utilizing this approach can save time and help break a logic circuit up into a sum of its components rather than just be a ton of logic gates filling up an entire paper. As shown above, utilizing this approach still yields correct results, although it is much easier to utilize hierarchical design than straight-up attempting to connect many logic gates together.