Latches, Flip-Flops, and Registers

By Jake D. Karas

Lab 8 - Latches, Flip-Flops, and Registers Jake D. Karas U0000008780 11/28/2021

Objective:

The goal of this lab was to design three key components useful both in general and in the 4-bit CPU. The first of these, the D Latch, stores the previous output state of a section of a logic circuit, updating on a particular input level (0 or 1) of a clock input. A D Flip-Flop, however, functions similar to a D Latch, except for the fact that it only updates on a particular edge (a change in level) of said clock. The D Flip-Flop designed in this lab is negative-edge triggered, meaning that the output updates when the clock input changes from 1 to 0. Lastly, nine D-Flip-Flops were then connected to the same clock, but with separate D inputs and Q outputs. This formation serves as the instruction register for the 4-bit CPU.

Verilog Code:

D Latch:

```
input D, En;
3
    output Q;
    wire Dbar, Tl, T2, Qbar;
4
     not (Dbar, D);
5
6
     nand (T1, D, En);
7
    nand (T2, Dbar, En);
8
    nand (Q, Tl, Qbar);
  nand (Qbar, T2, Q);
9
10 endmodule
```

D Flip-Flop:

```
module DFlipFlop(D, En, Q);
input D, En;
output Q;
wire EnBar, Y;
not (EnBar, En);
DLatch DL1 (D, En, Y);
DLatch DL2 (Y, EnBar, Q);
endmodule
```

D Flip-Flop Testbench:


```
module DFlipFlop tb();
 2
      wire Q out;
 3
      reg D in, CLK;
 4
 5
      DFlipFlop uut(.Q(Q out), .D(D in), .En(CLK));
 6
 7
      initial
8
    □ begin
9
      D in=1'b0;
10
      CLK=1'b1;
11
     end
12
13
      always #50 CLK=~CLK;
     always #85 D_in=~D in;
14
15
16 endmodule
```

9-Bit Register:

Lab 8 - Latches, Flip-Flops, and Registers Jake D. Karas U0000008780 11/28/2021

```
module NineBitRegister (In, CLK, Out);
2
      input[8:0] In;
3
      input CLK;
4
      output[8:0] Out;
5
      DFlipFlop DFF0 (In[0], CLK, Out[0]);
6
      DFlipFlop DFF1 (In[1], CLK, Out[1]);
7
      DFlipFlop DFF2 (In[2], CLK, Out[2]);
      DFlipFlop DFF3 (In[3], CLK, Out[3]);
8
9
      DFlipFlop DFF4 (In[4], CLK, Out[4]);
10
      DFlipFlop DFF5 (In[5], CLK, Out[5]);
11
      DFlipFlop DFF6 (In[6], CLK, Out[6]);
12
      DFlipFlop DFF7 (In[7], CLK, Out[7]);
     DFlipFlop DFF8 (In[8], CLK, Out[8]);
13
14
      endmodule
```

Simulation Waveform:



Discussion:

As demonstrated by the output waveform, the output of the D Flip-Flop designed in this lab is only updated at the negative edge of the clock. When it does update, the output is set to the same state as the D input. This allows logic circuit designers to store a particular signal state as well as delay the timing of when another circuit component receives a state change to synchronize input changes so that don't care states aren't achieved.