

Multiplexers in Verilog

By Jake D. Karas

Objective:

This lab's objective was to design multiplexers utilizing several methods of modeling with ModelSim. That is, the goals of this lab were to create a 4x1 MUX utilizing both gate-level modeling and behavioral modeling. Additionally, hierarchical design was utilized to construct an 8x1 MUX from 4x1 and 2x1 MUX.

Equipment Used:

- Verilog ModelSim

ModelSim Circuit Programs:

2x1 MUX:

```
1 module twoXOneMux (Y, I0, I1, S);  
2  
3     output Y;  
4     input I0, I1, S;  
5     wire T0, T1, Sbar;  
6  
7     not (Sbar, S);  
8     and (T0, I0, Sbar);  
9     and (T1, I1, S);  
10    or (Y, T0, T1);  
11  
12 endmodule
```

2x1 MUX Testbench:

```
1 module twoXOneMux_tb();  
2     wire Y_out;  
3     reg I0_in, I1_in, S_in;  
4  
5     twoXOneMux uut(.Y(Y_out), .I0(I0_in), .I1(I1_in), .S(S_in));  
6  
7     initial  
8     begin  
9         I0_in=1'b0;  
10        I1_in=1'b0;  
11        S_in=1'b0;  
12    end  
13  
14    always #20 I0_in=~I0_in;  
15    always #10 I1_in=~I1_in;  
16    always #5 S_in=~S_in;  
17  
18    always@(I0_in or I1_in or S_in)  
19    begin  
20        $monitor("At time %t, I0_in = %b, I1_in = %b, S_in = %b, Y_out = %b", $time, I0_in, I1_in, S_in, Y_out);  
21    end  
22 endmodule
```

4x1 MUX A:

Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021

```
1 module fourXOneMuxA(Y, I0, I1, I2, I3, S0, S1);
2
3     output Y;
4     input I0, I1, I2, I3, S0, S1;
5     wire T0, T1, T2, T3, S0bar, S1bar;
6
7     not (S0bar, S0);
8     not (S1bar, S1);
9     and (T0, I0, S1bar, S0bar);
10    and (T1, I1, S1bar, S0);
11    and (T2, I2, S1, S0bar);
12    and (T3, I3, S1, S0);
13    or (Y, T0, T1, T2, T3);
14
15
16 endmodule
17
```

4x1 MUX A Testbench:

```
1 module fourXOneMuxA_tb();
2     wire Y_out;
3     reg I0_in, I1_in, I2_in, I3_in, S0_in, S1_in;
4
5     fourXOneMuxA uut(.Y(Y_out), .I0(I0_in), .I1(I1_in), .I2(I2_in), .I3(I3_in), .S0(S0_in), .S1(S1_in));
6
7     initial
8     begin
9         I0_in = 1'b0;
10        I1_in = 1'b0;
11        I2_in = 1'b0;
12        I3_in = 1'b0;
13        S0_in = 1'b0;
14        S1_in = 1'b0;
15    end
16
17    always #160 I0_in = ~I0_in;
18    always #80 I1_in = ~I1_in;
19    always #40 I2_in = ~I2_in;
20    always #20 I3_in = ~I3_in;
21    always #10 S1_in = ~S1_in;
22    always #5 S0_in = ~S0_in;
23
24    always @(I0_in or I1_in or I2_in or I3_in or S1_in or S0_in)
25    begin
26        $monitor("At time = %t, I0_in = %b, I1_in = %b, I2_in = %b, I3_in = %b, S1_in = %b, S0_in = %b, Y_out = %b", $time, I0_in, I1_in, I2_in, I3_in, S1_in, S0_in, Y_out);
27    end
28 endmodule
```

4x1 MUX B:

```
1 module fourXOneMuxB(Y, I0, I1, I2, I3, S0, S1);
2     input I0, I1, I2, I3, S0, S1;
3     output Y;
4     reg Y;
5
6     always @ (S1 or S0)
7     case ({S1, S0})
8         2'b00:
9             Y = I0;
10        2'b01:
11            Y = I1;
12        2'b10:
13            Y = I2;
14        2'b11:
15            Y = I3;
16    endcase
17 endmodule
```

4x1 MUX B Testbench:

Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021

```
1 module fourXOneMuxB_tb();
2   wire Y_out;
3   reg I0_in, I1_in, I2_in, I3_in, S0_in, S1_in;
4
5   fourXOneMux uut(.Y(Y_out), .I0(I0_in), .I1(I1_in), .I2(I2_in), .I3(I3_in), .S0(S0_in), .S1(S1_in));
6
7   initial
8   begin
9     I0_in=1'b0;
10    I1_in=1'b0;
11    I2_in=1'b0;
12    I3_in=1'b0;
13    S0_in=1'b0;
14    S1_in=1'b0;
15  end
16
17  always #160 I0_in=~I0_in;
18  always #80 I1_in=~I1_in;
19  always #40 I2_in=~I2_in;
20  always #20 I3_in=~I3_in;
21  always #10 S1_in=~S1_in;
22  always #5 S0_in=~S0_in;
23
24  always@(I0_in or I1_in or I2_in or I3_in or S0_in or S1_in)
25  begin
26    $monitor("At time = %t, I0_in = %b, , I1_in = %b, I2_in = %b, I3_in = %b, S1_in = %b, S0_in = %b, Y_out = %b", $time, I0_in, I1_in, I2_in, I3_in, S1_in, S0_in, Y_out);
27  end
28 endmodule
```

8x1 MUX:

```
1 module eightXOneMux(Y, I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2);
2   input I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2;
3   output Y;
4   wire T0, T1;
5
6   fourXOneMuxA FXOA (T0, I0, I1, I2, I3, S0, S1);
7   fourXOneMuxA FXOB (T1, I4, I5, I6, I7, S0, S1);
8   twoXOneMux TXO (Y, T0, T1, S2);
9
10 endmodule
```

8x1 MUX Testbench:

```
1 module eightXOneMux_tb();
2   reg I0_in, I1_in, I2_in, I3_in, I4_in, I5_in, I6_in, I7_in, S0_in, S1_in, S2_in;
3   wire Y_out;
4
5   eightXOneMux uut(.Y(Y_out), .I0(I0_in), .I1(I1_in), .I2(I2_in), .I3(I3_in), .I4(I4_in), .I5(I5_in), .I6(I6_in), .I7(I7_in), .S0(S0_in), .S1(S1_in), .S2(S2_in));
6
7   initial
8   begin
9     I0_in=1'b0;
10    I1_in=1'b0;
11    I2_in=1'b0;
12    I3_in=1'b0;
13    I4_in=1'b0;
14    I5_in=1'b0;
15    I6_in=1'b0;
16    I7_in=1'b0;
17    S0_in=1'b0;
18    S1_in=1'b0;
19    S2_in=1'b0;
20  end
21
22  always #5120 I0_in=~I0_in;
23  always #2560 I1_in=~I1_in;
24  always #1280 I2_in=~I2_in;
25  always #640 I3_in=~I3_in;
26  always #320 I4_in=~I4_in;
27  always #160 I5_in=~I5_in;
28  always #80 I6_in=~I6_in;
29  always #40 I7_in=~I7_in;
30  always #20 S2_in=~S2_in;
31  always #10 S1_in=~S1_in;
32  always #5 S0_in=~S0_in;
33
34  always@(I0_in or I1_in or I2_in or I3_in or I4_in or I5_in or I6_in or I7_in or S2_in or S1_in or S0_in)
35  begin
36    $monitor("At time = %t, I0_in = %b, , I1_in = %b, I2_in = %b, I3_in = %b, I4_in = %b, I5_in = %b, I6_in = %b, I7_in = %b, S2_in = %b, S1_in = %b, S0_in = %b, Y_out = %b", $time, I0_in, I1_in, I2_in, I3_in, I4_in, I5_in, I6_in, I7_in, S2_in, S1_in, S0_in, Y_out);
37  end
38 endmodule
```

Output:

2x1 MUX:


Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021

```
# At time 0, I0_in = 0, I1_in = 0, S_in = 0, Y_out = 0
# At time 5, I0_in = 0, I1_in = 0, S_in = 1, Y_out = 0
# At time 10, I0_in = 0, I1_in = 1, S_in = 0, Y_out = 0
# At time 15, I0_in = 0, I1_in = 1, S_in = 1, Y_out = 1
# At time 20, I0_in = 1, I1_in = 0, S_in = 0, Y_out = 1
# At time 25, I0_in = 1, I1_in = 0, S_in = 1, Y_out = 0
# At time 30, I0_in = 1, I1_in = 1, S_in = 0, Y_out = 1
# At time 35, I0_in = 1, I1_in = 1, S_in = 1, Y_out = 1
# At time 40, I0_in = 0, I1_in = 0, S_in = 0, Y_out = 0
# At time 45, I0_in = 0, I1_in = 0, S_in = 1, Y_out = 0
# At time 50, I0_in = 0, I1_in = 1, S_in = 0, Y_out = 0
# At time 55, I0_in = 0, I1_in = 1, S_in = 1, Y_out = 1
# At time 60, I0_in = 1, I1_in = 0, S_in = 0, Y_out = 1
# At time 65, I0_in = 1, I1_in = 0, S_in = 1, Y_out = 0
# At time 70, I0_in = 1, I1_in = 1, S_in = 0, Y_out = 1
# At time 75, I0_in = 1, I1_in = 1, S_in = 1, Y_out = 1
# At time 80, I0_in = 0, I1_in = 0, S_in = 0, Y_out = 0
# At time 85, I0_in = 0, I1_in = 0, S_in = 1, Y_out = 0
# At time 90, I0_in = 0, I1_in = 1, S_in = 0, Y_out = 0
# At time 95, I0_in = 0, I1_in = 1, S_in = 1, Y_out = 1
# At time 100, I0_in = 1, I1_in = 0, S_in = 0, Y_out = 1
# At time 105, I0_in = 1, I1_in = 0, S_in = 1, Y_out = 0
# At time 110, I0_in = 1, I1_in = 1, S_in = 0, Y_out = 1
# At time 115, I0_in = 1, I1_in = 1, S_in = 1, Y_out = 1
# At time 120, I0_in = 0, I1_in = 0, S_in = 0, Y_out = 0
# At time 125, I0_in = 0, I1_in = 0, S_in = 1, Y_out = 0
# At time 130, I0_in = 0, I1_in = 1, S_in = 0, Y_out = 0
# At time 135, I0_in = 0, I1_in = 1, S_in = 1, Y_out = 1
# At time 140, I0_in = 1, I1_in = 0, S_in = 0, Y_out = 1
# At time 145, I0_in = 1, I1_in = 0, S_in = 1, Y_out = 0
# At time 150, I0_in = 1, I1_in = 1, S_in = 0, Y_out = 1
# At time 155, I0_in = 1, I1_in = 1, S_in = 1, Y_out = 1
```



4x1 MUX A:

11/4/2021


5

Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021



4x1 MUX B:

```
# At time = 0, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 5, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 10, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 15, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 20, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 25, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 30, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 35, I0_in = 0, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 40, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 45, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 50, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 55, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 60, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 65, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 70, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 75, I0_in = 0, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 80, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 85, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 90, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 95, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 100, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 105, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 110, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 115, I0_in = 0, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 120, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 125, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 130, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 135, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 140, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 0
# At time = 145, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 150, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 155, I0_in = 0, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
```


Multiplexers in Verilog

Jake D. Karas



U0000008780

11/4/2021

```
# At time = 160, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 165, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 170, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 175, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 180, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 185, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 190, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 195, I0_in = 1, , I1_in = 0, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 200, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 205, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 210, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 215, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 220, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 225, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 0
# At time = 230, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 235, I0_in = 1, , I1_in = 0, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 240, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 245, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 250, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 255, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 260, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 265, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 270, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 0
# At time = 275, I0_in = 1, , I1_in = 1, I2_in = 0, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
# At time = 280, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 285, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 290, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 295, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 0, S1_in = 1, S0_in = 1, Y_out = 0
# At time = 300, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 0, Y_out = 1
# At time = 305, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 0, S0_in = 1, Y_out = 1
# At time = 310, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 0, Y_out = 1
# At time = 315, I0_in = 1, , I1_in = 1, I2_in = 1, I3_in = 1, S1_in = 1, S0_in = 1, Y_out = 1
```



8x1 MUX:




Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021








Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021




Multiplexers in Verilog

Jake D. Karas

U0000008780

11/4/2021



Conclusion:

A multiplexer only outputs true when the input number is equivalent to the binary number denoted by its select lines. For instance, when there are two select lines, both of which are set to logic 1's (making a binary 3), input I3 controls the output. As demonstrated in this lab, multiplexers can be chained together to function together as a single multiplexer with more inputs and select lines.