Project Title: COA Summer 2024 Final

Course: CS331 Computer Organization and Architecture

Team Members: Princess Asiru-Balogun, Patricia Okletey, John Adenu-Mensah

Due Date: August 5, 2024.

Part A – 16-bit CPU in Logisim-Evolution

Design

The CPU was designed with six registers, 1 ALU, 1 Program Counter, 1 Step Counter and 1 RAM, and internal and external address and data buses. The documentation of this part will break down each component into its subcomponents and how they work.

Registers



The 16-bit register consists of an in-built register component, a D flip-flop array. The array is made up of 16 flip-flops, each one storing 1 bit of data. The flip-flops are synchronized with the clock signal, ensuring data is stored and updated accordingly. The write enable signal is used to control whether the data on the input is written to the register. When WE is on, the data floating on the bus is written to it through a splitter and when WE is low, the data is retained, regardless of input. The Output Enable pin is used to control whether the stored data is available at the output, Dout. When OE is high, the data in the register is sent to Dout. When OE is low, the outputs are technically disconnected from the output so nothing flows out. The reset signal is used to reset the values stored in the register back to 0 while it is on, the reset signal is rarely on for this project and simulation. The multiplexers are

used to store the Least Significant and Most significant bits from the 16-bit data. They are controlled by a select signal which uses a constant because we are sure of the bits we need from the register output. The 16-bit register component was used to implement Register A, Register B, and the Output Register.

This same configuration applies to the 8-bit register that is needed for the Memory Address Register.

ALU

The ALU performs arithmetic and logical operations like addition and branching. The numerical parts are done with the Arithmetic Unit (AU) and the relational parts are done with the Logic Unit (LU). Both subcomponents work together to make the ALU. In this project the ALU is responsible for adding 2 values and storing then in the Output register.

Relational Unit



The Logic Unit covers 6 logical operation as shown the image above. It uses a comparator coupled with some OR and NOT gates to create logical expressions. A multiplexer is then used to pick the appropriate result using the RU_Selector, a 3 bit input pin for the multiplexer which has 8 available slots but it using only 6.

Artithmetic Unit



The AU is responsible for arithmetic operations and covers all 4 basic operations, can do negation and can process basic logical expressions namely AND, OR, and XOR. All inputs go through a multiplexer to pick the appropriate output with a selector pin.

Control Unit



The Control Unit is responsible for stepping through the program with the help of the step counter. The truth table of the control unit has been designed in such a way that the

simulation can produce specific results, for this project at least. Some challenges faced here will be addressed in another section of this documentation.

Decimal Decoder



illustrates a decimal decoder implemented using a ROM (Read-Only Memory) and additional logic gates. The ROM in this design is a 64k x 32 memory block, capable of storing 64k addresses, each containing a 32-bit wide data value. The input to this circuit is a 4-bit signal (Din[3:0]), which likely serves as the address input for the ROM, selecting one of the stored 32-bit values. The selected data from the ROM is then processed through a series of logic gates that decode the ROM's output into an 8-bit value (Dout[7:0]), which corresponds to a decimal representation of the input. This setup is designed to perform a specific binary-to-decimal conversion, making it useful in systems where such translations are necessary, such

as digital display systems or data processing units. The use of ROM in this design is a common approach in digital systems, where predefined mappings, like look-up tables, are employed to facilitate quick and efficient data conversions.

Program Counter



The Program Counter is like a guide pointing to the next instruction to be executed. It's a digital counter that keeps track of the memory address of the current instruction.

This diagram shows a simplified representation of a Program Counter. It has components like registers (R, M1, M2, M3, M4, G5) and a control unit (CTR DIV0x3). These work together to increment the counter (increase its value) after each instruction is fetched and executed.

The diagram also shows how the counter interacts with other parts of the computer, like the memory unit (LM1 [load]) and the control signals (3CT=0x3, 4CT=0). This simplified view helps visualize how the Program Counter plays a crucial role in the execution of computer programs.

Step Counter



The step counter depicted in the image is a digital circuit designed to count pulses, which are often used in digital systems to keep track of events or operations. The counter can be configured in several modes: loading a specific value (M1), counting pulses (M2), incrementing (M3), and decrementing (M4). The control inputs, labeled R, M1, M2, M3, and M4, are used to manage these operations. The counter is set to divide by 5 (CTR DIV/5), meaning it will count five input pulses before resetting or performing a specific action. The outputs of the counter provide the current count in binary form, allowing it to be used for various applications such as step tracking in digital logic designs or timing operations in sequential circuits.

Part B: Designing a 32-bit Single-cycle MIPS Processor in VHDL

DOCUMENTATION OF 32 BIT MIPS PROCESSOR

1. **RTL DESIGNS**

FIG 1: RTL SCHEMATIC OF ALU



This diagram illustrates the design and functionality of an Arithmetic Logic Unit (ALU). This ALU is capable of performing a variety of fundamental arithmetic and logical operations, which are essential in the execution of instructions within a CPU.

Key Components and Their Functions:

2. **Inputs and Outputs:**
    - **Inputs (inp_a, inp_b):** Two 32-bit vectors serve as the primary inputs for the ALU operations. These inputs represent the operands on which various operations are performed.
    - **Control Signal (alu_control):** A 3-bit signal that determines which specific operation the ALU will execute. The ALU's behavior changes according to the value of this control signal.
    - **Outputs (alu_result, zero_flag, sign_flag):**
        - alu_result is the 32-bit output that holds the result of the ALU operation.
        - zero_flag indicates if the result is zero.
        - sign_flag indicates if the result is negative.
3. **Operation Blocks:**

- The ALU is composed of various operation blocks such as addition, subtraction, multiplication, division, and logical operations (AND, OR, XOR, NOT). Each block is responsible for performing a specific operation on the input operands.

4. **Multiplexers (MUX):**
    - Multiplexers are used to select the output from the various operation blocks based on the alu_control signal. This ensures that the appropriate operation result is forwarded to the alu_result output.
5. **Process Block:**
    - The process block within the VHDL code encapsulates the logic for selecting and performing operations based on the control signal. Using a case statement, it determines the operation to be executed:
        - **Addition (000):** The sum of inp_a and inp_b.
        - **Subtraction (001):** The difference between inp_a and inp_b.
        - **Multiplication (010):** The product of inp_a and inp_b.
        - **Division (011):** The quotient of inp_a divided by inp_b, with a safeguard against division by zero.
        - **AND (100):** The bitwise AND of inp_a and inp_b.
        - **OR (101):** The bitwise OR of inp_a and inp_b.
        - **XOR (110):** The bitwise XOR of inp_a and inp_b.
        - **NOT (111):** The bitwise NOT of inp_a.
6. **Flag Calculation:**
    - The zero_flag is set to '1' if the result of the operation is zero, which is critical for conditional operations and branching in CPU instructions.
    - The sign_flag is set to '1' if the result is negative, based on the most significant bit of the result in two's complement representation.

FIG 2 : RTL SCHEMATIC OF ALU CONTROL UNIT



This image represents the design of an ALU (Arithmetic Logic Unit) control unit in VHDL (VHSIC Hardware Description Language). The control unit generates the appropriate control signals for the ALU based on input signals. A 6-bit input representing the function code from the instruction, used for R-type instructions in a MIPS architecture. A 3-bit input signal from the main control unit, which specifies the type of operation. A Read-Only Memory component that maps specific combinations of ALU_Funct and ALUOp to corresponding 3-bit control signals. A multiplexer that selects the appropriate control signal based on the ALUOp input.

This control unit enables the ALU to perform operations such as addition, subtraction, AND, OR, and set on less than (SLT) based on the provided function code and operation type.

FIG 3: RTL SCHEMATIC OF 32-BIT INSTRUCTION MEMORY



This image depicts a simple instruction memory component, likely for a MIPS processor, implemented in VHDL. The instruction memory is designed to output a 32-bit instruction based on a 5-bit address input.

Key Components:

inst_add[4:0]: A 5-bit input representing the instruction address.

RTL_ROM: A Read-Only Memory (ROM) block that stores the instruction set.

instruction[31:0]: A 32-bit output that provides the instruction corresponding to the given address.

Functionality:

The least significant 5 bits of the input address (inst_add) are used to index the ROM, which contains 32 pre-defined instructions.

The corresponding instruction is then output via the instruction signal.

Reflection:

The instruction memory component is crucial for fetching instructions in a processor. The ROM stores a set of instructions that can be accessed using a 5-bit address, and the instructions include common operations like add, sub, and, or, load word (lw), store word (sw), branch if equal (beq), jump (j), add immediate (addi), and no operation (nop). This simple design is representative of how instruction fetching is handled in a simplified MIPS architecture.

FIG 4: RTL SCHEMATIC OF 32 * 32 BIT REGISTER FILE



This image depicts the schematic of a 32-bit register file for a MIPS processor. The register file is a crucial component in a CPU that stores and provides quick access to data and instructions.

Key Components:

7. **Registers**: The schematic shows 32 registers, each 32 bits wide.
8. **Input/Output Ports**:
    - **clk, rst**: Clock and reset signals.
    - **reg_write_en**: Register write enable signal.
    - **reg_write_dest**: 5-bit address specifying which register to write to.
    - **reg_write_data**: 32-bit data to be written to the register.
    - **reg_read_addr_1, reg_read_addr_2**: 5-bit addresses specifying which registers to read from.
    - **reg_read_data_1, reg_read_data_2**: 32-bit data read from the registers.

Functionality:

- **Reset Operation**: Initializes all 32 registers to predefined values upon receiving a reset signal.
- **Write Operation**: Writes the provided data to the register specified by the reg_write_dest address if reg_write_en is asserted during the rising edge of the clock.
- **Read Operation**: Continuously provides the data stored in the registers specified by reg_read_addr_1 and reg_read_addr_2.

Reflection:

This register file is essential for the efficient operation of the MIPS processor, allowing for fast and flexible access to data. The schematic clearly show how data can be read from and written to the registers, ensuring that the processor can execute instructions effectively. The design demonstrates the importance of synchronization (using clock signals) and control signals (like write enable) in managing data flow within the CPU.

FIG 5: RTL SCHEMATIC FOR CONTROL UNIT



Control Unit Design

This control unit design illustrates the effective use of digital logic to manage complex CPU operations. It combines simplicity with functionality, generating precise control signals that direct the processor's actions efficiently. The design is a testament to how fundamental digital logic principles are applied to create a reliable and flexible control system.

Reflecting on this design, it becomes clear that the control unit is not just a functional necessity but a carefully crafted component that embodies the principles of digital design. It balances complexity with clarity, ensuring that each operation is meticulously controlled while maintaining the flexibility required for diverse instruction sets. This control unit is a prime example of how foundational concepts in digital logic are applied to create powerful, efficient, and reliable computing systems.

FIG 6: RTL SCHEMATIC FOR SRAM



Figure 6 represents a simple synchronous SRAM (Static Random Access Memory) module. This design encapsulates the key principles of memory storage and access in digital systems.

Key Components:

9. **Inputs and Outputs**:
    - **Clock (clk)**: Synchronizes the read and write operations.
    - **Write Enable (Write)**: Determines whether data is written to the memory.
    - **Read Enable (Read)**: Controls whether data is read from memory.
    - **Address (Addr[3:0])**: Specifies the memory location for read/write operations.
    - **Data Input (Data_in[31:0])**: The 32-bit data to be written into memory.
    - **Data Output (Data_out[31:0])**: The 32-bit data output from memory.
10. **Memory Array (RTL_RAM)**:
    - The RTL_RAM block represents the SRAM, where data is stored in 32-bit wide registers across 16 locations. The write operation is governed by the Write signal, while the read operation is handled by the Read signal.
11. **Multiplexer (RTL_MUX)**:
    - The MUX is used to control the flow of data out of the SRAM, either enabling the output or setting it to a high-impedance state based on control signals.
12. **Output Register (RTL_REG)**:

- The output data from the SRAM is stored in a register (Data_out_reg) before being sent out as Data_out. This ensures stable data output and aligns with the clock edge for synchronized operations.

Reflection:

This design emphasizes the fundamental operations of a memory module in digital systems. It reflects the importance of synchronized read/write processes, using a clock signal to ensure data integrity. The use of multiplexers and registers highlights the careful management of data flow within the system, ensuring that data is accurately stored and retrieved when needed.

The modularity and clarity in the design are essential for scalable and reliable memory systems. This SRAM module serves as a basic yet powerful example of memory architecture in digital design, demonstrating how simple control mechanisms can effectively manage complex memory operations.

FIG 7 : RTL SCHEMATIC FOR MIPS PROCESSOR



The design process for a 32-bit MIPS processor in VHDL involves several key steps. Initially, the architecture of the MIPS processor is defined, including the instruction set and the necessary components such as the ALU (Arithmetic Logic Unit), control unit, registers, and memory modules. Each component is then designed and tested individually using VHDL to ensure correct functionality. The control unit is responsible for decoding instructions and

generating control signals for the other components. The datapath, which includes the ALU, registers, and multiplexers, is designed to execute instructions by performing arithmetic and logical operations, accessing memory, and managing data flow. The components are then integrated into a complete system, and the processor is tested using a set of benchmark programs to verify its correct operation and performance. The final step involves optimization for speed, area, and power consumption to meet design specifications. The image provided shows the detailed interconnections and data flow between various components of the MIPS processor in VHDL.

SIMULATIONS OF ALL THE INSTRUCTIONS : Simulation Process



2


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
0
reset
0
pc_out[31:0]
00000021
alu_result[31:0]
00000002
clk_period
10 ps
00000020
00000021
00000004
00000002
10 ps
Tcl Console
Messages
Log
Sim Time: 1000010 ps

3


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
0
reset
0
pc_out[31:0]
00000022
alu_result[31:0]
00000007
clk_period
10 ps
00000021
00000022
00000002
00000007
10 ps
Tcl Console
Messages
Log
Sim Time: 1000020 ps

4.


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
reset
pc_out[31:0]
alu_result[31:0]
clk_period
0
0
00000023
00000005
10 ps
00000022
00000023
00000007
00000005
10 ps
Tcl Console
Messages
Log
Sim Time: 1000030 ps

5.


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
reset
pc_out[31:0]
alu_result[31:0]
clk_period
0
0
00000024
00000000
10 ps
00000023
00000024
00000005
00000000
10 ps
Tcl Console
Messages
Log
Sim Time: 1000040 ps

6.


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
reset
pc_out[31:0]
alu_result[31:0]
clk_period
00000026
00000025
00000004
00000000
10 ps
1,000,050 ps
1,000,052 ps
1,000,054 ps
1,000,056 ps
1,000,058 ps
1,000,060 ps
Tcl Console
Messages
Log
Sim Time: 1000060 ps

7 .


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
reset
pc_out[31:0]
alu_result[31:0]
clk_period
00000027
00000026
00000004
00000000
10 ps
1,000,060 ps
1,000,062 ps
1,000,064 ps
1,000,066 ps
1,000,068 ps
1,000,070 ps
Tcl Console
Messages
Log
Sim Time: 1000070 ps

8.


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
0
reset
0
pc_out[31:0]
00000014
alu_result[31:0]
00000000
clk_period
10 ps
1,000,070 ps
1,000,072 ps
1,000,074 ps
1,000,076 ps
1,000,078 ps
1,000,080 ps
00000027
00000014
00000000
10 ps
Tcl Console
Messages
Log
Sim Time: 1000080 ps

9 .


FinalCOA - [C:/Users/adenu/FinalCOA/FinalCOA.xpr] - Vivado 2024.1.1
File Edit Flow Tools Reports Window Layout View Run Help
Quick Access
Ready
Default Layout
Flow Navigator
SIMULATION - Behavioral Simulation - Functional - sim_1 - MIPS_testbench
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Run Linter
Open Elaborated Design
Report Methodology
Report DRC
Schematic
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
registerFile.vhd
Sram.vhd
controlunit.vhd
MIPS.vhd
controlALU.vhd
MIPS_testbench.vhd
Untitled 2
Name
Value
clk
0
reset
0
pc_out[31:0]
00000015
alu_result[31:0]
00000000
clk_period
10 ps
1,000,480 ps
1,000,482 ps
1,000,484 ps
1,000,486 ps
1,000,488 ps
1,000,490 ps
00000014
00000015
00000000
10 ps
Tcl Console
Messages
Log
Sim Time: 1000490 ps

10.



PART A: Reflection on Implementing a 16-bit CPU in Logisim-Evolution

Challenges and Insights

Challenges

One of the main challenges we faced during the implementation of the 16-bit CPU was with the control unit, particularly when constructing the truth table. Initially, the truth table did not behave as expected, leading to incorrect operations and outputs. The complexity of managing multiple control signals and ensuring they correctly corresponded to the desired operations made this task quite intricate. Additionally, ensuring proper synchronization of signals and timing within the CPU datapath required meticulous attention to detail, and any minor oversight could disrupt the entire system.

Overcoming Challenges

We tackled the issues with the control unit and truth table by revisiting the truth table and examining it closely. We carefully reviewed each entry and its corresponding control signals, ensuring they matched the intended operations of the CPU. This process involved iterative

testing and debugging, where we systematically identified and corrected any discrepancies. By doing this, we were able to refine the control unit to function correctly. Furthermore, we utilized built-in blocks in Logisim-Evolution extensively, which simplified the design and reduced potential sources of errors.

Insights

Through this project, we gained a deeper understanding of CPU architecture, and the intricacies involved in designing a functional processor. One key insight was the importance of modular design and thorough testing at each stage. By breaking down the CPU into smaller sub-circuits like the ALU, registers, and control unit, we could focus on ensuring each component worked correctly before integrating them into the larger system. Additionally, leveraging built-in components in Logisim-Evolution proved to be highly beneficial, allowing us to concentrate on higher-level design and logic rather than getting bogged down by low-level implementation details. Indeed, this project provided valuable hands-on experience in digital circuit design and reinforced the importance of methodical problem-solving and iterative development in engineering complex systems.

PART A: Reflection on Designing a 32-bit Single-cycle MIPS Processor in VHDL(Vivado)

Challenges for Part B

Reflecting on the implementation of a 32-bit single-cycle MIPS processor in VHDL, several challenges became evident. One of the primary difficulties was the implementation of the instruction memory. Transitioning from a 16-bit to a 32-bit architecture required precise definition and loading of memory, ensuring that the instruction set was correctly interpreted and executed. Another significant challenge was integrating various components like the ALU, control unit, register file, and memory. This integration often led to timing and synchronization issues. Additionally, designing the control unit was challenging due to the complexity of generating appropriate control signals for different instruction formats.

Overcoming Challenges

To address the challenge of instruction memory implementation, we employed testbenches to simulate and validate the memory content before integration. This approach ensured that instructions were correctly loaded and executed during operation. For the integration of components, we adopted a modular design approach. Each component was tested in isolation before being integrated into the overall system. This strategy allowed us to identify and resolve issues early, and we implemented proper clock and reset signals to manage synchronization. When designing the control unit, we used iterative testing and refinement to ensure it could handle all instruction formats (R, I, and J) accurately, generating the necessary control signals for proper execution.

Insights Gained

The process provided valuable insights into digital design and computer architecture. It underscored the importance of thorough testing and modular design, especially in complex systems. The experience of translating architectural concepts into functional hardware components enhanced our understanding of processor architecture and VHDL programming. This deepened knowledge will be instrumental in future digital circuit design projects, highlighting the critical role of meticulous planning and iterative testing in successful hardware design.