





Budapest University of Technology and Economics Department of Electron Devices

Lab. 2 Hierarchical design, Testbench, Concurrent statements

Osama Ali

osamaalisalman.khafajy@edu.bme.hu


Ahmad Halal

ahmadhalalftesah@edu.bme.hu


13 of May 2022



Hierarchical Modeling



• By adopting a more hierarchical design approach it is possible to reuse common elements, and segment a complex design into smaller pieces. Both of these techniques result in a more maintainable design.



Hierarchical Modeling

- To incorporate hierarchy in VHDL we must add **component declarations** and **component instantiations** to the model.
- Component Represents a precompiled Entity-Architectecture Paire
- Instantiation is selecting a component and using it as an instance in our design
- we need to declare internal signals to interconnect the components.
 - Format for Architecture body (for internal signals & hierarchy):

```
architecture architecture_name of entity_name is
signal declarations -- for internal signals in model
component decalarations -- for hierarchical models
begin
:
component instantiations
.
concurrent statements
:
end architecture architecture_name;
```

Component Declaration

• Format for component declaration:

```
component component_name is

:

port (signal_name(s): mode signal_type;
:
    signal_name(s): mode signal_type);
end component component_name;
```

- the component_name is the same as the entity_name from the model being called up.
- component declarations look just like the entity statements for the component being declared but with "component" substituted for "entity".

Component instantiation

- The component instantiation is the actual call to a specific use of the model.
- A single component declaration can have multiple instantiations.
- each component instantiation must include a unique name (instantiation_label along with the component (component_name) being used.
- There are two methods (and formats) for connecting signals to the port of the component:

Keyword association	Positional association	
instantiation_label: component_name	instantiation_label: component_name	
<pre>port map (port_name => signal_name,</pre>	port map (signal_name, : signal_name);	


Refreshing: Concurrent statement when else & with select

with select


when else

Structural style example:

- download those files from Model in a new folder on the desktop.
- Add all files to a new project in Modelsim
- And then compile all and simulate File1. By force the values of A, B and CIN the output should be like that



Α	В	CIN	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



File1

File2

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY HALFADDER IS

PORT (U,V: IN STD_LOGIC;
SUM, CARRY: OUT STD_LOGIC);
END HALFADDER;

ARCHITECTURE RTL_HALFADDER OF HALFADDER IS

BEGIN
SUM <= U XOR V;
CARRY <= U AND V;
END;
```

File3

```
LD#

1 LIBRARY IEEE;
2 USE IEEE.STD_LOGIC_1164.ALL;
3 ENTITY ORGATE IS
4 PORT (X,Y: IN STD_LOGIC;
5 Z: OUT STD_LOGIC);
6 END ORGATE;
7
8 ARCHITECTURE RTL_ORGATE OF ORGATE IS
9 EBEGIN
10 Z <= X OR Y;
11 END RTL_ORGATE;
```




Testbench

- Testbench is an important part of VHDL design to check the functionality of Design through simulation waveform.
- Testbench provides a stimulus for **design under test** DUT or **Unit Under Test** UUT to check the output result.

A Test Bench consists of:

- Entity
 - has no ports (empty entity header)
- Architecture
 - declares, instantiates, and wires together the driver model and the model under test
 - driver model provides the stimulus and verifies model responses




Full-Adder Testbench

```
Lm#
 1
       LIBRARY IEEE:
       USE IEEE.STD LOGIC 1164.ALL;
 3.
     ENTITY TEST FULLADDER IS
       END TEST FULLADDER;
 5
 6
     P ARCHITECTURE TEST BEHAVIORAL of TEST FULLADDER is
 8
 9
                SIGNAL A : STD LOGIC;
1.0
                SIGNAL B : STD LOGIC;
11
                SIGNAL CIN : STD LOGIC;
12
                SIGNAL SUM : STD LOGIC;
                SIGNAL CARRY : STD LOGIC;
1.3
14
1.5
                COMPONENT FULLADDER
16
                         PORT (A.
                                      : in STD LOGIC;
1.7
                                        : in STD LOGIC;
1.8
                               CARRY IN : in STD LOGIC;
19
                                        : out STD LOGIC;
20
                               CARRY
                                        : out STD LOGIC);
21
                END COMPONENT:
22
2.3
       BEGIN
24
                DUT: FULLADDER
2.5
                         PORT MAP (A,B,CIN,SUM,CARRY);
26
27
                STIMULUS: PROCESS
2.8
                BEGIN
29
                         A <= '0' : B <= '0': CIN <= '0':
3.0
                         WAIT FOR 100 NS :
31
                         A <= '0'; B <= '0'; CIN <= '1';
32
                         WAIT FOR 100 NS :
3.3
34
3.5
3.6
                WAIT:
37
                END PROCESS:
      END TEST BEHAVIORAL;
3.8
```

Group 1

- Write a VHDL Code to Implement the below circuit function using hierarchical modelling and data flow style for the components
- Use Signal for the internal connection between gates
- Verify your design by simulation, use Testbench to force different input patterns and check the output




H.W:

Instead of a data flow style use a behavioral style utilizing the concurrent statements.

Group 2

- Write a VHDL Code to Implement the below circuit function using hierarchical modelling and data flow style for the components
- Use Signal for the internal connection between gates
- Verify your design by simulation, use Testbench to force different input patterns and check the output



H.W:

Instead of a data flow style use a behavioral style utilizing the concurrent statements.