





# Budapest University of Technology and Economics Department of Electron Devices

# Lab. 1 Digital system design Introduction, language structure, examples

Osama Ali

osamaalisalman.khafajy@edu.bme.hu

**Ahmad Halal** 

ahmadhalalftesah@edu.bme.hu

6 of May 2022



## Outline

- VHDL language structure
- Architecture
- Deferent styles
- Signal & Variables

#### **General Considerations**

- Case insensitive
- Comments: '--' until end of line
- Statements are terminated by ';'
- List delimiter: ','
- Signal assignment: '<='
- User defined names:
  - letters, numbers, underscores
  - start with a letter!
  - underscores

#### It is an example don't write like that in VHDL

```
SIGNAL mySignal: bit; -- an example signal
Mysignal <= '0' -- start with '0'

'1' AFTER 10 ns; -- and toggle after
'0' AFTER 10 ns; -- every 10 ns
'1' AFTER 10 ns;
```

```
mySigna1_23 -- normal identifier
rdy , RDY , Rdy -- identical identifiers
vector & vector -- special character
last Of Zout -- white spaces
idle_state -- consecutive underscores
24th signa1
               -- begins with a numeral
open, register -- VHDL keywords
\mySignal 23\ -- extended identifier
\rdy\,\RDY\,\Rdy\-- different identifiers
\vector & vector\-- legal
\last of Zout\
               --legal
\idle state\ --legal
\24th signal\
                    --legal
\open\,\register\
                    --legal
```

#### **Data Types**

- There is a series of pre-defined data types in VHDL through the standard and the IEEE libraries.
- Not all data types are synthesizable.

Package / library	Defined data types	
Package standard of library std	BIT, BOOLEAN, INTEGER, and REAL	
Package std_logic_1164 of library ieee	STD_LOGIC and STD_ULOGIC	
Package std_logic_arith of library ieee	SIGNED and UNSIGNED	

- STD\_LOGIC (and STD\_LOGIC\_VECTOR): **8-valued** logic system introduced in the IEEE 1164 standard.
- BOOLEAN: True, False.
- INTEGER: 32-bit integers (from -2,147,483,647 to +2,147,483,647).

```
SIGNAL a: BIT;
SIGNAL b: BIT_VECTOR(7 DOWNTO 0);
SIGNAL c: STD_LOGIC;
SIGNAL d: STD_LOGIC_VECTOR(7 DOWNTO 0);
SIGNAL e: INTEGER RANGE 0 TO 255;
     <= b(5); -- legal (same scalar type: BIT)
               -- legal (same scalar type: BIT)
b(0) <= a;
     <= d(5); -- legal (same scalar type: STD_LOGIC)
d(0) <= c;
               -- legal (same scalar type: STD_LOGIC)
               -- illegal (type mismatch: BIT x STD_LOGIC)
     <=c;
     \leq = d;
               -- illegal (type mismatch: BIT_VECTOR x
               -- STD_LOGIC_VECTOR)
     \leq = b;
               -- illegal (type mismatch: INTEGER x BIT_VECTOR)
     \leq = d;
               -- illegal (type mismatch: INTEGER x
               -- STD LOGIC VECTOR)
```

```
STD_LOGIC & STD_ULOGIC
'1'
       Logic 1 or High 1
       Logic 0 or High 0
       High impedance
'W'
       Weak signal, can't tell if 0 or 1
       Weak 0, pulldown
Ή'
       Weak 1, pullup
1_1
       Don't care
'U'
       Uninitialized
'X'
       Unknown, multiple drivers
```

## **VHDL Operators**

• Operators can be used to implement any combinational circuit.

Operator type	Operators	Data types		
Logical	NOT, AND NAND, OR, NOR, XOR, XNOR	BIT, BIT_VECTOR, STD_LOGIC, STD_LOGIC_VECTOR, STD_ULOGIC, STD_ULOGIC_VECTOR		
<b>Arithmetic</b> +, -, *, /, **, MOD, REM, ABS		INTEGER, SIGNED, UNSIGNED		
Comparison	=, /=, <, >, <=, >=	All above		
Shift SLL, SRL, SLA, SRA, ROL, ROR		BIT_VECTOR		
Concatenation &, ( , , , )		Same as for logical operators, plus SIGNED and UNSIGNED		

## A VHDL design consist of three fundamental design units:


## 1. Library and Package Declaration

• Library and packages are collection of commonly used items, such as data <u>types</u>, <u>subprograms</u>, and <u>components</u>.

```
library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

• One can create package that includes several data types, constants, and components. After the IEEE library we can declare the new package.

```
library work;
use work.DataTypes_pkg.all;
```



#### 2. Entity Declaration

- **port\_name**: used to identify pin(s) and providing the ability to connect it to the design unit or other designs units.
- <u>mode</u>: give the direction of the port. It can be **in**, **out**, or **inout**, as will be discussed later
- <u>data\_type</u>: define the data type of the port which can be **bit**, **integer**, **std\_logic**, and many other types.

```
Entity Switches_LEDs is
port ( sw_0 : in std_logic;
    sw_1 : in std_logic;
    LED_0 : out std_logic;
    LED_1 : out std_logic
    );
    end Switches_LEDs;
```


#### 3. Architecture

- Implementation of the design Always connected with a specific entity
  - One entity can have several architectures
  - Entity ports are available as signals within the architecture
- Contains concurrent statements


```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY switch LED IS
 PORT(sw 0 : IN STD LOGIC;
       sw 1 : IN STD LOGIC;
      led 0: OUT STD LOGIC;
      led 1: OUT STD LOGIC);
END switch LED;
ARCHITECTURE Behav OF switch LED IS
   -- in here you can dif. signals and variables
BEGIN
  led 0 \le sw 0;
  led 1 <= sw 1;
END Behav;
```


## **Creating a VHDL Project**

- Start the ModelSim
- If the welcome screen popped-up, just press jumpstart.
- Then press Create a Project if you want to create a new one or select Open a Project to continue working on an already existing project. For our first practice we are going to create a new project.
- As shown in the below figure, we have to select the project name and also the project location where it will be saved. We can leave work as the as a library to save out design after compilation.










## Adding the source code

- We are free to select any name for the project. However, it is preferred to be a descriptive name.
- It could be more convenient to make a dedicated folder (in advance) for saving the new project all files in a specific location. Let's make a new folder on the desktop, then we choose it as the project location. Then press OK.
- From the next window we add the source VHDL code. We have two options, if we have an already existing VHDL code (.vhd file), we can choose Add Existing File and we browse to it; the other option is to initiate a new source code by selecting Create New File. In the latest case we have to enter a name for the source code.




• If there are no more files, we can close the current window and start editing the source code.

## **Editing the source code**

- For editing the source code, we can use the build in editor of the ModelSim (double click will open the source file) or use any other editor like Sublime.
- After finish editing the code, we have to compile it to make sure that the syntax is correct and also to convert the source code to the objective code and move to the next step.
- For compiling the code there are different ways:
  - right click on the source file and chose compile,
  - from the Compile drop down menu, or
  - press the icon on the tool bar on the top of the window.
- After the first try for compilation, it is probable to get an error message related to some typos. To correct these error, double click on the red message appears in the Transcript sub-window and read the error description, then edit your code.
- After correcting all errors, you should see a message in green that states (Compile of source file was successful).

#### **Start simulation**

- For verifying the functional behavior of the design, we have to simulate the compiled design.
- To start the simulation, from the drop-down menu of Simulate we choose **Start Simulation**.
- A new window will appear to select the objective code that we want to simulate from the corresponding library.
- Recall that we have chosen work as the default library. Press on the + beside work and select the name of the entity and under it the name of the architecture that you want to simulate.
- Unselect the option of Enable Optimization and press OK.




## Verifying the design


- To verify the design by applying different input pattern and observe the output we have to add the related signals to the wave window.
- From the Objects sub-window, select the signals that you want to monitor by keep pressing the Ctrl from the keyboard and the lift mouse button, then right click on any of them and choose Add » To Wave » Selected Signals. The wave window will appear with the selected signals.
- To verify the design, we have to provide the input signals with different pattern and check the output. From the wave window, right click on any of the input signals and select Force. In the value field enter the data according to the required test pattern and press OK.
- After doing this for input signals, now its time to start running the simulation by pressing the Run icon from the related tool bar.

## **Architecture Different styles**

- Data flow
  - Descrubes how data flows from input to output



- Structural
  - How components are put together



- Behavioral
  - Describes the behavior of the circuit most likely withing a process

```
process (r,s)
begin
if (r nor nq) then
q \le `1`;
else
q \le `0`;
endif
...
end process
```


#### **Data flow**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_adder_df is
    Port ( a : in STD_LOGIC;
        b : in STD_LOGIC;
        s : out STD_LOGIC;
        c : out STD_LOGIC);
end half_adder_df;
architecture Behavioral of half_adde
begin

s <= a xor b;
c <= a and b;
end Behavioral;</pre>
```

#### **Structural**

- Components from libraries are connected together
- Design are hierarchical
- Each component can be individually simulated



#### **Behavioral**

- Also known as High-level Descriptions
- Consists of a set of an assignment statements to represent the behavior
- No need to focus on the gate level implementation of a design
- But the execution most likely will be sequential


# TRUTH TABLE INPUTS OUTPUT X Y Z 0 0 0 0 1 0 1 0 0 1 1 1 1

```
Architecture behave of and_gate is
  begin
  process (a,b)
  begin
  if a = '1' and b = '1' then
  c <= '1';
  else
  c <= '0';
  end if;
  end process;
end behave;</pre>
```

## Signals and Variable

• Represent wires within the circuit.

```
9 ARCHITECTURE AofCl of Cl is
10 SIGNAL sl: STD_LOGIC;
11 SIGNAL s2: STD_LOGIC;
12 BEGIN
13 sl <= not(InA) and InB;
14 s2 <= InA and not(InB);
15 Ot <= sl or s2;
16 End AofCl;
```



A	В	Output
0	0	0
0	1	1
1	0	1
1	1	0



A primary object describing a hardware system and are equivalent to "wires"


An object with a past history of values


#### VARIABLE IN VHDL

A variable is an object which store information local to processes and subprograms (procedures and functions) in which they are defined

> An object with a single current value


### **Example: Write this also Test and Verify**






A	В	Output	
0	0	0	
0	1	1	
1	0	1	
1	1	0	

### VHDL online Editor, Compiler and Simulator



## **Task Group1**


- Write a VHDL Code to Implement the below full-adder circuit using data flow style.
- Use **Signal** for the internal connection between gates.
- Verify your design by simulation, force different input patterns and check the output.



X	Y	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

## **Task Group2**

- Write a VHDL Code to Implement the below circuit function using architecture data flow style.
- Use **Signal** for the internal connection between gates.
- Verify your design by simulation, force different input patterns and check the output.



A	В	C	D	E
0	0	0	1	1
0	0	1	1	0
0	1	0	1	0
0	1	1	1	0
1	0	0	1	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	0