## Some of the Big Ideas in Electronics

Joseph Cunningham

# Contents

0	Preface	9				
Ι	Introducing some basic ideas	10				
1	Different types of circuits	12				
	1.1 Basic circuits 1.1.1 Wires 1.1.2 Series circuits 1.1.3 Parallel circuits 1.2 Integrated circuits 1.3 Circuit boards 1.4 Inside actual electronic devices	12 12 12 12 12 12 12				
2	Describing sources: AC / DC	13				
3	Transients 14					
4	The bare minimum of practical tips 4.1 Measuring with a multimeter	15 15 15				
II	Analog electronics	16				
5	Ideal linear components	17				
	5.1 Voltage and current sources         5.2 Resistors         5.2.1 Ohm's law         5.2.2 Potentiometers         5.2.3 Resistors in circuits         5.2.3.1 Resistors in parallel         5.2.3.2 Resistors in series         Voltage divider	17 17 17 17 17 17 17				
	5.3 Capacitors	17				
	5.3.1 Capacitors in circuits	17 17 17				

		Capacitive divider
		5.3.2 Capacitive reactance
		5.3.3 Quality factor
	5.4	Inductors
	0.1	5.4.1 Inductors in circuits
		5.4.1.1 Inductors in parallel
		5.4.1.2 Inductors in series
		5.4.2 Inductive reactance
		5.4.3 Quality factor
		· ·
		5.4.4 Unwanted coupling: spikes
	5.5	Transformers
	5.6	Crystals and resonators
6	Ano	dysis of linear circuits 19
U	6.1	Kirchhoff's laws
	0.1	
		0 1
		6.1.2 Current law <i>or</i> junction rule
	0.0	6.1.3 Result: systems of linear equations
	6.2	Superposition principle
	6.3	Thévenin's and Norton's theorems
		6.3.1 Thévenin's theorem
		6.3.2 Norton's theorem
		6.3.3 Nodal analysis
		6.3.4 Mesh analysis
	6.4	Power in AC circuits
		6.4.1 Power factor
	6.5	Circuits with sinusoidal sources
	6.6	Circuits with periodic non-sinusoidal sources
-	T21	
7		ments of circuits         20           Resonance         20
	7.1	
		7.1.1 Series-resonant circuits
		7.1.1.1 LC
		7.1.1.2 LRC
		7.1.1.3 Bandwidth
		7.1.1.4 Quality factor
		7.1.2 Parallel-resonant (antiresonant) circuits
		7.1.2.1 LC
		7.1.2.2 LRC
		7.1.2.3 Bandwidth
		7.1.2.4 Quality factor
	7.2	Input and output impedance
	7.3	Filters
		7.3.1 Passive filter
		7.3.1.1 Low-pass filters
		7.3.1.2 High-pass filters
		7.3.1.3 Bandpass filters
		7.3.1.4 Notch filters
		7.3.1.5 Speaker crossover network

		7.3.2	Active fil	ters	1
		,	7.3.2.1	Low-pass RC active audio filter	1
		-	7.3.2.2	High-pass RC active audio filter	1
	7.4	RC ripp	le filter		1
	7.5	Attenua	tors		1
	7.6	Couplin	g and Do	C blocking	1
	7.7	Bypassi	ng		1
	7.8				1
	7.9	Switchin	ng regula	tors $\dots \dots \dots$	1
0	ът	. 1 . 1		. 1 11	
8			_	ents and models 2	
	8.1				
			-		
		(		1	
				1	
			111	1	
		8.1.2	Common of	Circuit solutions	
					$\frac{2}{2}$
		•		Stranded wire	
				Braided wire	
				wires	
				cables	
				connectors	
				Wiring	
				Connectors	
	8.2			2	
	0.2			switch	
				Kinds of relays	
				Relay driver circuit	
				for switches	
	8.3	Resistor	-		4
	0.0			model	_
				ristics of real capacitors	
				Tolerance	
				Power rating	
				Temperature coefficient of resistance	
				labels	
				resistors	
			v -	resistors	
				Resistance taper	
				Types	
	8.4			V 1	4

		8.4.1	Realistic model
		8.4.2	Characteristics of real capacitors
			8.4.2.1 Dissipation factor
			8.4.2.2 Insulation resistance
			8.4.2.3 Dissipation factor or tangent delta $(\tan \delta)$
		8.4.3	Types of capacitors
	8.5		ors
	0.0	8.5.1	Geometries of inductor configurations
		0.0.1	8.5.1.1 Simple coil
			8.5.1.2 Multilayer coil
			8.5.1.3 Spiral coil
			8.5.1.4 Toroidal coil
		8.5.2	Realistic model
		8.5.3	
			•
		8.5.4	Types of inductors
		8.5.5	Reading inductor labels
			8.5.5.1 5-band inductor codes
			8.5.5.2 4-band inductor codes
			8.5.5.3 SMD inductance codes
	8.6		ormers
	8.7		ies
		8.7.1	Battery capacity
		8.7.2	Internal resistance
		8.7.3	Combining batteries
		8.7.4	Battery packages
		8.7.5	Primary batteries
		8.7.6	Secondary batteries
	8.8	Groun	d
	8.9	Power	supplies
	8.10	Fuses	and circuit breakers
9			nponents 2'
	9.1		onductor physics
	9.2		$3 \ldots \ldots$
		9.2.1	Static behaviour: a simple model
		9.2.2	Dynamic, or transient, behaviour
			9.2.2.1 Depletion-region capacitance
			Abrupt junction
			Linearly graded junction
			Large-signal depletion-region capacitance
			9.2.2.2 Excess minority carrier charge
		9.2.3	Secondary effect: a more accurate model
			9.2.3.1 Breakdown
			Avalanche breakdown
			Zener breakdown
			9.2.3.2 Emission coefficient
	9.3	Thyris	tors and triacs
	9.4		r transistors (BJTs) $\dots$ 28
	9.5		on field effect transistors (FETs)
			` '

	9.6	Metal oxide field effect transistors (MOSFETs)	28
		9.6.1 Static behaviour	28
		9.6.1.1 Cut-off region	28
		9.6.1.2 Ohmic region	29
		9.6.1.3 Saturation region	29
		9.6.2 Some secondary effects	29
		9.6.2.1 Channel length modulation	29
		9.6.2.2 Velocity saturation	30
		A simpler model	30
		9.6.2.3 Threshold variations	30
		9.6.2.4 Hot-carrier effects	30
		9.6.2.5 CMOS latchup	30
		9.6.3 Dynamic behaviour	30
		9.6.3.1 Capacitive device model	30
		MOS structure capacitances	30
		Channel capacitances	30
		Junction capacitances	30
		9.6.3.2 Source-drain resistance	30
		9.6.4 Comparison NMOS and PMOS	30
		9.6.5 SPICE models	30
		9.6.6 Process variations	30
		9.6.7 Technology scaling	30
	9.7	Insulated-gate bipolar transistors (IGBTs)	30
10	A	James intermeted singuity	91
10		dogue integrated circuits	<b>31</b> 31
		The ideal op-amp	31
		The practical op-amp	31
		Voltage references	31
	10.4	voltage references	91
11	Clas	ssic circuits	32
	11.1	Rectifiers	32
	11.2	Switching regulators	32
		11.2.1 Buck converter	32
		11.2.2 Boost converter	32
		11.2.3 Buck-boost converter	32
	11.3	Oscillators	32
		11.3.1 Simple relaxation oscillator	32
		11.3.2 Op-amp oscillator	32
		11.3.3 Colpits oscillator	32
		11.3.4 Hartley oscillator	32
	11.4	Radio circuits	32
		11.4.1 Short-wave receiver	32
		11.4.2 RF oscillator / transmitter	32
12	Filte	ers	33
	_ 1100		50
13	Osci	illators and timers	34
14	Volt	tage regulation and power conversion	35

15 I	PCE	3 design tips	36
III	Ι	Digital electronics	37
16 I	[ntr	oduction	38
1	16.1	Manufacturing CMOS integrated circuits	38
1	16.2	Design rules	38
1	16.3	Packaging integrated circuits	38
17 I	Boo	lean algebra and gates	39
1	17.1	Algebraic properties	39
1	17.2	Axiomatic definition	39
1	17.3	Basic theorems	39
1	17.4	Canonical and standard forms	39
		Simplification of Boolean functions	39
		17.5.1 Karnaugh maps	39
		17.5.2 Don't-care conditions	39
		17.5.3 The tabulation method	39
1	17.6	Time evolution and sequential logic	39
18.9	Som	ne ideal digital components	40
		Combinational logic components	40
1		18.1.1 Carry-ripple adders	40
		18.1.2 Carry-look-ahead adders	40
		18.1.3 Adders and subtractors	40
		18.1.4 Logic unit and arithmetic-logic unit	40
		18.1.5 Decoders	40
		18.1.6 Selectors	40
		18.1.7 Buses	40
		18.1.8 Priority encoders	40
		18.1.9 Magnitude comparators	40
		18.1.10 Shifters and rotators	40
		18.1.11 Read-Only memories	40
		18.1.12 Programmable logic arrays	40
1	18.2	Sequential logic components	40
		18.2.1 Latches	40
		18.2.1.1 SR-latch	40
		18.2.1.2 Gated SR-latch	40
		18.2.1.3 Gated D-latch	40
		18.2.2 Flip-flops	40
		18.2.3 Analysis of sequential logic	41
1	18.3	Storage components	41
-		18.3.1 Registers	41
		18.3.1.1 Shift registers	41
		18.3.2 Counters	41
		18.3.2.1 BCD counter	41
		18.3.2.2 Asynchronous counter	41
			41
		18.3.3 Random-access memories (RAMs)	41

19 ]	Desi	igning	digital integrated circuits	42			
1	19.1	Design	parameters	42			
		19.1.1	Cost	42			
		19.1.2	Performance	43			
			19.1.2.1 Ring oscillators	43			
		19.1.3	Functionality and robustness	43			
			Noise margins	43			
			Noise immunity	43			
			Regenerative property	43			
			Directivity.	43			
			Fan-out	43			
			Fan-in	44			
		19.1.4	Power and energy consumption	44			
1	19.2	Design	methodologies	44			
			Custom circuit design	44			
			Cell-based	44			
			19.2.2.1 Standard cell	44			
			19.2.2.2 Compiled cell	44			
			19.2.2.3 Macro cells	44			
		19.2.3	Array-based	44			
			19.2.3.1 Prediffused (or mask-programmable) arrays	44			
			19.2.3.2 Prewired arrays (FPGAs)	44			
]	19.3	Coping	g with interconnect	44			
			g issues	44			
		-	Timing classification	44			
20 1	Desi	ionino	gates and components	45			
			stor-transistor logic (TTL)	45			
			technology	45			
2	20.2		The CMOS inverter	45			
			Combinational logic in CMOS	45			
			Sequential logic in CMOS	45			
		20.2.3	bequential logic in Cwood	40			
<b>21</b> ]	Pro	cessors	s and microcontrollers	46			
<b>TT</b> 7	_						
IV	Ł	Jectri	c devices	47			
<b>22</b> ]	Mot	ors an	d actuators	48			
23	23 Audioelectronics						
24 (	Opt	oelectr	ronics	50			
<b>25</b> ]	25 Radio engineering						

V Mult	tiphase systems	<b>52</b>
	neral design practices ecision and low noise	<b>53</b> 54
25.2 Spi	nulation ice	<b>55</b> 56 56
VIII To	pols and accessories	57
<b>26</b> Hardwa 26.1 Scr	erews	<b>58</b> 58
27. 27.2 Osc 27.	wer supplies  1.1 Bench power supply cilloscopes  2.1 Probes 27.2.1.1 Isolation 27.2.1.2 Types  2.2 Controls	59 59 59 59 59 60
A Symbol	ls and constants	61
B Formul	a reference	62
capacitors a	raphy igh / low: good practice at input / output to reduce noise RC and Schmidt trigger	63

Preface

# Part I Introducing some basic ideas

heat conduction / thermal resistance ground decibels

# Different types of circuits

- 1.1 Basic circuits
- 1.1.1 Wires
- 1.1.2 Series circuits
- 1.1.3 Parallel circuits
- 1.2 Integrated circuits
- 1.3 Circuit boards
- 1.4 Inside actual electronic devices

Describing sources: AC / DC

RMS / peak

## **Transients**

# The bare minimum of practical tips

- 4.1 Measuring with a multimeter
- 4.2 Mains power

# Part II Analog electronics

# Ideal linear components

- 5.1 Voltage and current sources
- 5.2 Resistors
- 5.2.1 Ohm's law
- 5.2.2 Potentiometers
- 5.2.3 Resistors in circuits
- 5.2.3.1 Resistors in parallel
- 5.2.3.2 Resistors in series

Voltage divider 10 percent rule (of total load current when multiload)

### 5.3 Capacitors

- 5.3.1 Capacitors in circuits
- 5.3.1.1 Capacitors in parallel
- 5.3.1.2 Capacitors in series

Capacitive divider

- 5.3.2 Capacitive reactance
- 5.3.3 Quality factor
- 5.4 Inductors
- 5.4.1 Inductors in circuits
- 5.4.1.1 Inductors in parallel
- 5.4.1.2 Inductors in series
- 5.4.2 Inductive reactance
- 5.4.3 Quality factor
- 5.4.4 Unwanted coupling: spikes
- 5.5 Transformers
- 5.6 Crystals and resonators

## Analysis of linear circuits

Miller effect??

<u> </u>	• т	<i>T</i> •	1 1	CC 1	1
6.1	I 4	1100	hha	H /c	laws
v.	L L	7 II (	$\mathbf{m}$	TI 5	iaws

- 6.1.1 Voltage law or loop rule
- 6.1.2 Current law *or* junction rule
- 6.1.3 Result: systems of linear equations
- 6.2 Superposition principle
- 6.3 Thévenin's and Norton's theorems
- 6.3.1 Thévenin's theorem
- 6.3.2 Norton's theorem
- 6.3.3 Nodal analysis
- 6.3.4 Mesh analysis

#### 6.4 Power in AC circuits

Apparent power, real power, reactive power

- 6.4.1 Power factor
- 6.5 Circuits with sinusoidal sources
- 6.6 Circuits with periodic non-sinusoidal sources

# Elements of circuits

#### 7.1 Resonance

- 7.1.1 Series-resonant circuits
- 7.1.1.1 LC
- 7.1.1.2 LRC
- 7.1.1.3 Bandwidth
- 7.1.1.4 Quality factor
- 7.1.2 Parallel-resonant (antiresonant) circuits

More common

- 7.1.2.1 LC
- 7.1.2.2 LRC
- 7.1.2.3 Bandwidth
- 7.1.2.4 Quality factor

#### 7.2 Input and output impedance

- 7.3 Filters
- 7.3.1 Passive filter
- 7.3.1.1 Low-pass filters
- 7.3.1.2 High-pass filters
- 7.3.1.3 Bandpass filters
- 7.3.1.4 Notch filters
- 7.3.1.5 Speaker crossover network
- 7.3.2 Active filters
- 7.3.2.1 Low-pass RC active audio filter
- 7.3.2.2 High-pass RC active audio filter
- 7.4 RC ripple filter
- 7.5 Attenuators
- 7.6 Coupling and DC blocking
- 7.7 Bypassing
- 7.8 Arc suppression
- 7.9 Switching regulators

# Non-ideal components and models

#### 8.1 Wires

- Not breaking
- Not overheating
- Clean signal

Wire vs cable

#### 8.1.1 Non-ideal behaviour

- 8.1.1.1 Wire resistance
- 8.1.1.2 Wire inductance
- 8.1.1.3 Skin effect
- 8.1.1.4 Cable impedance

Inductance

Capacitance

Impedance matching

Circuit solutions

#### 8.1.2 Forms of wire

#### 8.1.2.1 Solid core wire

TODO table of wire gauges.

- 8.1.2.2 Stranded wire
- 8.1.2.3 Braided wire

#### 8.1.3 Kinds of wires

- Pretinned solid bus wire
- Speaker wire
- Magnet wire

#### 8.1.4 Kinds of cables

- Paired cable
- Twisted pair
- Unbalanced coaxial
- Dual coaxial
- Balanced coaxial
- Shielded twin lead
- Ribbon
- Multiple conductor
- Fiberoptic
- 300 Ω

#### 8.1.5 Kinds of connectors

- 8.1.6 Symbols
- 8.1.6.1 Wiring
- 8.1.6.2 Connectors

#### 8.2 Switches

• Wear: depends on speed (arcing)

- 8.2.1 Kinds of switch
- 8.2.2 Relays
- 8.2.2.1 Kinds of relays
- 8.2.2.2 Relay driver circuit
- 8.2.3 Symbols for switches
- 8.3 Resistors
- 8.3.1 Realistic model
- 8.3.2 Characteristics of real capacitors
- 8.3.2.1 Tolerance
- 8.3.2.2 Power rating

power rating twice maximum

- 8.3.2.3 Temperature coefficient of resistance
- 8.3.3 Resistor labels
- 8.3.4 Types of resistors

Groups:

- General purpose
- Precision
- Semiprecision
- Power resistors

#### 8.3.5 Variable resistors

Rheostats, potentiometers, trimmers

- 8.3.5.1 Resistance taper
- 8.3.5.2 Types

#### 8.4 Capacitors

#### 8.4.1 Realistic model

Leakage, equivalent series resistance, equivalent series inductance, dielectric absorption

- 8.4.2 Characteristics of real capacitors
- 8.4.2.1 Dissipation factor
- 8.4.2.2 Insulation resistance
- 8.4.2.3 Dissipation factor or tangent delta  $(\tan \delta)$
- 8.4.3 Types of capacitors

#### 8.5 Inductors

- 8.5.1 Geometries of inductor configurations
- 8.5.1.1 Simple coil
- 8.5.1.2 Multilayer coil
- 8.5.1.3 Spiral coil
- 8.5.1.4 Toroidal coil
- 8.5.2 Realistic model
- 8.5.3 Inductor specifications
- 8.5.4 Types of inductors
- 8.5.5 Reading inductor labels
- 8.5.5.1 5-band inductor codes
- 8.5.5.2 4-band inductor codes
- 8.5.5.3 SMD inductance codes

#### 8.6 Transformers

#### 8.7 Batteries

- Size
- Power
- Voltage
- Current capacity
- $\bullet$  Rechargeability

- 8.7.1 Battery capacity
- 8.7.2 Internal resistance
- 8.7.3 Combining batteries
- 8.7.4 Battery packages
- 8.7.5 Primary batteries
- 8.7.6 Secondary batteries

#### 8.8 Ground

Symbols for ground Ground loops (and single-point ground; ground bus) separate digital and analog grounds

### 8.9 Power supplies

#### 8.10 Fuses and circuit breakers

## Active components

#### 9.1 Semiconductor physics

#### 9.2 Diodes

There is a <u>built-in potential</u> across the junction:

$$\phi_0 = \phi_T \ln \left[ \frac{N_A N_D}{n_i^2} \right]$$

where  $\phi_T$  is the thermal voltage

$$\phi_T = \frac{kT}{q} = 26 \,\mathrm{mV}$$
 at room temperature.

#### 9.2.1 Static behaviour: a simple model

Ideal diode equation

$$I_D = I_S(e^{V_D/\phi_T} - 1)$$

#### 9.2.2 Dynamic, or transient, behaviour

#### 9.2.2.1 Depletion-region capacitance

Abrupt junction

$$Q_j = A_D \sqrt{\left(2\epsilon_{si} q \frac{N_A N_D}{N_A + N_D}\right) (\phi_0 - V_D)}$$

Width

$$\begin{split} W_j &= W_2 - W_1 = A_D \sqrt{\left(\frac{2\epsilon_{si}}{q} \frac{N_A + N_D}{N_A N_D}\right) (\phi_0 - V_D)} \\ &\frac{W_2}{-W_1} = \frac{N_A}{N_D} \\ E_j &= A_D \sqrt{\left(\frac{2q}{\epsilon_{si}} \frac{N_A N_D}{N_A + N_D}\right) (\phi_0 - V_D)} \end{split}$$

$$C_j = \frac{\mathrm{d}Q_j}{\mathrm{d}V_D} = A_D \sqrt{\left(\frac{\epsilon_{si}q}{2} \frac{N_A N_D}{N_A + N_D}\right) (\phi_0 - V_D)^{-1}}$$
$$= \frac{C_{j0}}{\sqrt{1 - V_D/\phi_0}}$$

#### Linearly graded junction

$$C_j = \frac{C_{j0}}{(1 - V_D/\phi_0)^m}$$

where m is the grading coefficient.

Large-signal depletion-region capacitance.

- 9.2.2.2 Excess minority carrier charge
- 9.2.3 Secondary effect: a more accurate model
- 9.2.3.1 Breakdown

**Avalanche breakdown.** This occurs when carriers crossing the depletion-region are accelerated enough to create electron-hole pairs when they collide with silicon atoms.

Zener breakdown.

- 9.2.3.2 Emission coefficient
- 9.3 Thyristors and triacs
- 9.4 Bipolar transistors (BJTs)
- 9.5 Junction field effect transistors (FETs)
- 9.6 Metal oxide field effect transistors (MOSFETs)

Advantages:

- Few parasitic effects
- Simple planar manufacturing process

#### 9.6.1 Static behaviour

#### 9.6.1.1 Cut-off region

If we apply a positive voltage to the gate, a depletion region forms

$$W_d = \sqrt{\frac{2\epsilon_{si}\phi}{qN_A}}$$

$$Q_d = \sqrt{2qN_A\epsilon_{si}\phi}$$

When the voltage equals twice the Fermi potential

$$\phi_F = \phi_T \ln \left( \frac{N_A}{n_i} \right) \approx -0.3 \,\mathrm{V}$$

strong inversion occurs. The depletion layer no longer grows, but a layer of electrons forms.

$$Q_B = \sqrt{2qN_A\epsilon_{si}(|-2\phi_F + V_{SB}|)}$$

We determine the threshold voltage empirically and use

$$V_T = V_{T0} + \gamma (\sqrt{|V_{SB} - 2\phi_F|} - \sqrt{|2\phi_F|})$$

with  $\gamma$  the body effect coefficient.

#### 9.6.1.2 Ohmic region

Charge per unit area

$$Q_i(x) = -C_{ox}[V_{GS} - V(x) - V_T]$$

Current flow:

$$I_D = -v_n(x)Q_i(x)W$$

where the electron velocity is related to the mobility  $\mu_n$ 

$$v_n = -\mu_n \xi(x) = \mu_n \frac{\mathrm{d}V}{\mathrm{d}x}$$

Combining we get

$$I_D dx = \mu_n C_{ox} W(V_{GS} - V - V_T) dV$$

Integrating over length of channel L:

$$I_{D} = k'_{n} \frac{W}{L} \left[ (V_{GS} - V_{T})V_{DS} - \frac{V_{DS}^{2}}{2} \right]$$
$$= k_{n} \left[ (V_{GS} - V_{T})V_{DS} - \frac{V_{DS}^{2}}{2} \right]$$

For small  $V_{DS}$  we can ignore the quadratic term. Then the relation between  $V_{DS}$  and  $I_D$  is linear.

#### 9.6.1.3 Saturation region

When

$$V_{GS} - V_{DS} \le V_T$$

$$I_D = \frac{k'_n}{2} \frac{W}{L} (V_{GS} - V_T)^2$$

#### 9.6.2 Some secondary effects

#### 9.6.2.1 Channel length modulation

$$I_D = I_D'(1 + \lambda V_{DS})$$

#### 9.6.2.2 Velocity saturation

$$v = \begin{cases} \frac{\mu_n \xi}{1 + \xi/\xi_c} & (\xi \le \xi_c) \\ v_{sat} & (\xi \ge \xi_c) \end{cases}$$

More time in saturation for short devices.  $I_{DSAT}$  depends linearly on  $V_GS$ .

#### A simpler model

- 9.6.2.3 Threshold variations
- 9.6.2.4 Hot-carrier effects
- 9.6.2.5 CMOS latchup
- 9.6.3 Dynamic behaviour
- 9.6.3.1 Capacitive device model

MOS structure capacitances

Channel capacitances

Junction capacitances

#### 9.6.3.2 Source-drain resistance

#### 9.6.4 Comparison NMOS and PMOS

- Velocity saturation less pronounced in PMOS.
- 9.6.5 SPICE models
- 9.6.6 Process variations
- 9.6.7 Technology scaling
- 9.7 Insulated-gate bipolar transistors (IGBTs)

# Analogue integrated circuits

large analog ICs not very abstractable

- 10.1 The ideal op-amp
- 10.2 The practical op-amp
- 10.3 Comparators
- 10.4 Voltage references

## Classic circuits

- 11.1 Rectifiers
- 11.2 Switching regulators
- 11.2.1 Buck converter
- 11.2.2 Boost converter
- 11.2.3 Buck-boost converter
- 11.3 Oscillators
- 11.3.1 Simple relaxation oscillator
- 11.3.2 Op-amp oscillator
- 11.3.3 Colpits oscillator
- 11.3.4 Hartley oscillator
- 11.4 Radio circuits
- 11.4.1 Short-wave receiver
- 11.4.2 RF oscillator / transmitter

Filters

# Oscillators and timers

Voltage regulation and power conversion

PCB design tips

# Part III Digital electronics

### Introduction

- 16.1 Manufacturing CMOS integrated circuits
- 16.2 Design rules
- 16.3 Packaging integrated circuits

### Boolean algebra and gates

- 17.1 Algebraic properties
- 17.2 Axiomatic definition
- 17.3 Basic theorems
- 17.4 Canonical and standard forms
- 17.5 Simplification of Boolean functions
- 17.5.1 Karnaugh maps
- 17.5.2 Don't-care conditions
- 17.5.3 The tabulation method
- 17.6 Time evolution and sequential logic

## Some ideal digital components

18.1	Combinational logic components
18.1.1	Carry-ripple adders
18.1.2	Carry-look-ahead adders
18.1.3	Adders and subtractors
18.1.4	Logic unit and arithmetic-logic unit
18.1.5	Decoders
18.1.6	Selectors
18.1.7	Buses
18.1.8	Priority encoders
18.1.9	Magnitude comparators
18.1.10	Shifters and rotators
18.1.11	Read-Only memories
18.1.12	Programmable logic arrays
18.2	Sequential logic components

- **18.2.1** Latches
- 18.2.1.1 SR-latch
- 18.2.1.2 Gated SR-latch
- 18.2.1.3 Gated D-latch
- 18.2.2 Flip-flops

Flip-flop types

- 18.2.3 Analysis of sequential logic
- 18.3 Storage components
- 18.3.1 Registers
- 18.3.1.1 Shift registers
- 18.3.2 Counters
- 18.3.2.1 BCD counter
- 18.3.2.2 Asynchronous counter
- 18.3.3 Random-access memories (RAMs)

## Designing digital integrated circuits

Divide-and-conquor: hierarchy, but clocks and power defy hierarchy -; global and external issues

die, wafer, masks

#### 19.1 Design parameters

#### 19.1.1 Cost

The cost of an integrated circuit can be split into fixed costs, such as the cost of designing the IC, indirect costs for general company overhead and variable costs which is the cost directly attributable to the manufactured product:

$$cost per IC = variable cost per IC + \left(\frac{fixed cost + indirect cost}{volume}\right)$$

The fixed cost is strongly dependent on complexity and its impact is much more pronounced for small-volume products.

The variable cost is made up of the cost of the die plus the cost of testing and packaging, where the cost of the die is given by

$$cost of die = \frac{cost of wafer}{dies per wafer \times die yield}.$$

The die yield gives the proportion of dies that do not have a defect and, assuming defects are randomly distributed, can be expressed as

die yield = 
$$\left(1 + \frac{\text{defects per unit area} \times \text{die area}}{\alpha}\right)^{-\alpha}$$

where  $\alpha$  is a parameter that depends on the complexity of the manufacturing process and is roughly proportional to the number of masks. For modern CMOS processes  $\alpha \approx 3$ . One can expect about 0.5 to 1 defects per cm<sup>2</sup>, but this depends strongly on the maturity of the process. Using  $\alpha = 3$ , we see that

cost of die 
$$\sim$$
 (die area)<sup>4</sup>

so the die area is a prime metric for the cost.

#### 19.1.2 Performance

Obviously we want our ICs to be as fast as possible.

For processors the speed depends on both the architecture of the processor (e.g. how many commands it can execute in parallel) and its clock speed.

For individual gates the performance is determined by the **propagation delay**  $t_p$  which is how quickly the output responds to changes in input. In other words it is the delay experienced by a signal traveling through the gate. This delay actually also depends on the input signal. In particular its slope (see figure TODO). For that reason we introduce the quantities  $t_r$  and  $t_f$  which are the rise and fall times.

#### 19.1.2.1 Ring oscillators

The defacto way to measure delays for a given circuit technology is with a ring oscillator, which is an odd number (usually at least five are needed) of inverters put back-to-back in a loop. This configuration has no stable state and thus will oscillate. The frequency of the oscillation is proportional to the propagation delay.

This method is primarily useful to compare different technologies, not to determine actual values for  $t_p$ . The situation is fairly ideal with minimal load. In actual circuits  $t_p$  may be expected to be 50 to 100 times slower.

#### 19.1.3 Functionality and robustness

In real life nothing is perfect, but the output of an integrated circuits must be within an acceptable range, even if the conditions it is deployed in are not ideal.

A good design accounts for variations in the manufacturing process and must also be able to deal with *noise*, which is unexpected variation in the signal. Noise can also easily be generated within the IC if the input is rapidly changing for example. A good design will not introduce too much noise itself.

**Noise margins** are the ranges that the input voltage has to be in to be interpreted as either low or high. Ideally these are as large as possible.

**Noise immunity** refers to the ability to function correctly in the presence of noise. Many digital circuits with low noise margins have very good noise immunity because the reject the noise.

**Regenerative property.** If every gate adds a bit of noise, the signal will eventually be lost. Thus an important property of gates is the ability to bring back the signal to nominal levels after a disturbance.

**Directivity.** We in general want gates to be *unidirectional*: changes in output should not impact the input. In practice there will always be some capacitive coupling for instance.

**Fan-out** refers to the number of gates attached to the output. With large fan-out, the added load can reduce performance. For this reason library components often specify a maximum fan-out.

The added load can also affect the logic output levels. In order to minimise this effect, the input resistance is made as large as possible while keeping the output resistance small.

Fan-in is the number of inputs. More inputs means more complexity.

#### 19.1.4 Power and energy consumption

Power considerations are very important. This was the main limiting factor for vacuum tube and bipolar technologies. It is also the reason CMOS is much more popular than pure NMOS (TODO?), although now even CMOS is reaching its limits in this regard.

Power and energy consumption can be measured with different metrics. Obviously we can measure peak and average power dissipation,  $P_{\text{peak}}$  and  $P_{\text{av}}$ . It is also useful to decompose power consumption into *static* and *dynamic* components. The higher the number of switching events, the higher the dynamic power consumption.

The propagation delay and power consumption of a gate are related: the propagation delay is mostly determined by the speed at which a given amount of energy can be stored in the gate capacitors. For a given technology and gate topology, the product of the power consumption and propagation delay is generally a constant, called the <u>power-delay product (PDP)</u>. This is simply the energy consumed per switching event and is a good quality measure for a switching device.

#### 19.2 Design methodologies

- 19.2.1 Custom circuit design
- 19.2.2 Cell-based
- 19.2.2.1 Standard cell
- 19.2.2.2 Compiled cell
- 19.2.2.3 Macro cells
- 19.2.3 Array-based
- 19.2.3.1 Prediffused (or mask-programmable) arrays
- 19.2.3.2 Prewired arrays (FPGAs)

#### 19.3 Coping with interconnect

#### 19.4 Timing issues

#### 19.4.1 Timing classification

## Designing gates and components

- 20.1 Transistor-transistor logic (TTL)
- 20.2 CMOS technology
- 20.2.1 The CMOS inverter
- 20.2.2 Combinational logic in CMOS
- 20.2.3 Sequential logic in CMOS

## Processors and microcontrollers

Intel 4004 in 1972 and 8080 in 1974 (IBM computers? Instruction set)

## Part IV Electric devices

### Motors and actuators

## Audioelectronics

Optoelectronics

Radio engineering

## $\begin{array}{c} {\rm Part\ V} \\ {\rm Multiphase\ systems} \end{array}$

## Part VI General design practices

25.1 Precision and low noise

## Part VII Simulation

- **25.2** Spice
- 25.3 Verilog

## Part VIII Tools and accessories

## Hardware

26.1 Screws

#### Devices

#### 27.1 Power supplies

#### 27.1.1 Bench power supply

Output: three terminals: positive, negative and ground. Ground should be isolated from other terminals.

#### 27.2 Oscilloscopes

The main function of an oscilloscope is the measure voltage in function of time. Time is on the horizontal axis.

If the signal is periodic, it is easiest if one point in the cycle is fixed on the horizontal axis. This is achieved with triggering: every time the signal does something specific (the trigger event), the plot is shifted so that time is at a designated point on the screen. Typically a trigger event is when the signal passes a certain threshold and is either rising or falling.

#### 27.2.1 Probes

Usually BNC connector on one end and other end has measuring tip and alligator clip for reference.

#### 27.2.1.1 Isolation

It is important that the circuit being measured is completely isolated from the oscilloscope. If this is not the case and the ground clip is connected to a part of the circuit that is not ground, then this will complete a low resistance path to ground, causing much current to flow.

Usually oscilloscopes probes are connected to the ground of the grid. So the circuit being tested should be isolated from the grid! It is done this way round for a couple of reasons: as soon as the scope is connected to something else, e.g. to a computer via USB, then it is no longer floating. Also floating a scope may leave it with charge that will discharge through the next user

If the circuit being measured cannot be isolated, then differential probes can be used. There are also devices for galvanically isolating USB connections. Remember that a circuit connected by USB is not isolated!

#### 27.2.1.2 Types

There are three basic types: 1X, 10X and 100X.

#### **27.2.2** Controls

Most oscilloscopes have the following controls:

- Moving vertical position up and down.
- Change scale of time and voltage axis. This is often labelled as seconds / division and volts / division. Some scopes have a button or a sensing device (Tektronix) to know whether the probe is 1X or 10X. All this does is change the label on the voltage axis.
- Coupling: DC, AC and ground. DC shows the signal as is, AC translates the signal vertically such that the average is zero and ground disconnects the signal.
- Setting trigger type.
- Autoset tries to find settings that show something of the signal. Very useful if you don't know why a signal is not showing up.

# Appendix A Symbols and constants

## Appendix B

### Formula reference

### Appendix C

## **Bibliography**

The Art of Electronics
The circuit designers handbook, williams
Digital integrated circuits, a design perspective; Rabaey, Chandrakasan and Nikolic
Electrische energie; Ronnie Belmans, Geert Deconinck, Johan Driesen

- 1. Analog circuits:
  - https://www.allaboutcircuits.com/textbook/