EEDG/CE 6303: Testing and Testable Design


Mehrdad Nourani

Dept. of ECE Univ. of Texas at Dallas

Session 04

Fault Simulation

Fault Analysis System (Review)




Fault Simulation

- Goal: to determine the list of faults in a CUT (Circuit Under Test) and to simulate the faultfree and faulty circuits efficiently to determine if their outputs are different
- Five tasks involved:
 - 1. Fault-free (good) circuit simulation
 - Fault specification (fault list generation and collapsing)
 - 3. Fault insertion (fault selection to be simulated and tracing the presence of the faults)
 - 4. Fault effect generation and propagation
 - Fault detection and discarding

Parallel Fault Simulation


Parallel Fault Simulation

- The good circuit and a fixed number (e.g. W) of faulty circuits are simultaneously simulated.
- For a group of F faults, F/W passes are required for fault simulation.
- The values of lines in the circuit are packed into the words of the host computer (i.e. in the same memory location). Example:
 - -Word length = 32
 - —2-valued logic
 - -W = 32 1 = 31
 - —1 bit good value and31 bits bad values



- Bitwise logical operations (AND, OR, XOR, NOT...) are used to simulate the gates of the circuit-under-test for all W+1 values.
- Sequential elements (e.g. FFs) can be represented by their Boolean (characteristic) expression and then bitwise computation is performed.

 Fault insertion is also handled by bitwise operations using "masks".



 Example: assume the word-length is 5 (1 faultfree and 4 faulty values).


Faults	Bit Position	
Fault-free	0	
A s-a-0	1	
B s-a-1	2	
C s-a-0	3	
C s-a-1	4	



Lines	I Mask	S Stuck-At Values
А	I _A = [0 0 0 1 0]	$S_A = [000000]$
В	I _B = [0 0 1 0 0]	$S_B = [00100]$
С	I _C = [1 1 0 0 0]	S _C = [1 0 0 0 0]

Assume values before fault insertion are:

$$-B = "0" = [00000]$$



• The resulting word shows that the faults corresponding to positions 2 and 4 (i.e. B s-a-1 and C s-a-1) which are different from the fault-free value (0) have been detected.

- There is a tradeoff between memory consumption and the running time. For the previous example (a 2-input AND gate):
 - —Serial simulation (one fault at a time) needs 3 bits and 5 passes.
 - —Parallel simulation needs around 6x5=30 bits and 1 pass.

Deductive Fault Simulation

Deductive Fault Simulation

- Explicitly simulates the behavior of the good circuit only.
- Simultaneously deduces the behavior of all faulty circuits (all faults that are detected at any time) from the good circuit.
- Only one pass through the circuit is needed, although it takes a long time to make this pass.
- Requires less memory than parallel simulation.
- For each line i, a fault list L_i that shows the complement of the good value at line i is calculated:

 $L_i = \{all \text{ faults that cause } v_f \neq v \text{ at the current simulation time} \}$

Deductive Fault Simulation (cont'd)

Difference between fault effect representation

—Deductive: $L_i = \{4,7\}$

- In deductive fault simulation, waste of memory is minimized by keeping the bit positions of those faults that are **different** from the good value.
- A deductive fault simulator propagates:
 - —Logic events (changes in signal values)
 - —Fault-list events (occurs when a fault list changes, i.e., a fault is either added or deleted from the list)

Two-Valued Deductive Simulation

- Rules for fault-effect propagation:
 - -I = set of inputs of a gate z (output is z)
 - $-c_i$ = controlling and inversion values for gate z
 - $-C \subseteq I$ = set of inputs with value c

gate	С	i
AND	0	0
NAND	0	1
OR	1	0
NOR	1	1

$$L_z = \left\{ \bigcup_{j \in I} L_j \right\} \cup \left\{ z \ s - a - (c \oplus i) \right\}$$

i.e. if no input has the controlling value c, any fault effect on an input propagates to the output.

• (ii) else:

$$L_{z} = \left\{ \left\{ \bigcap_{j \in C} L_{j} \right\} - \left\{ \bigcup_{j \in I-C} L_{j} \right\} \right\} \cup \left\{ z \text{ s - a - } \left(\overline{c} \oplus i\right) \right\}$$

i.e. if some inputs have value c, only a fault effect that affects all the inputs at c without affecting any of the inputs at c propagates to the output.

Example for (i): $L_{z} = L_{A} \bigcup L_{B} \bigcup \{Z \text{ s-a-0}\} \qquad B \frac{A}{B} \frac{1}{1}$


if A=B=1, then any fault that causes a "0" on A or B will cause Z to be erroneously "0".


Example for (ii):

$$L_z = (L_A - L_B) \cup \{Z s - a - 1\}$$


$$\begin{array}{c|c} A & \underline{0} \\ B & \underline{1} \end{array} \qquad \begin{array}{c} 0 \\ \end{array} Z$$

if A=0,B=1, then any fault that causes A to be "1" without changing B, will cause Z to be in error (i.e. $L_{\Delta} \cap L_{B} = L_{\Delta} - L_{B}$; $L_{B} = \text{set of faults not in } L_{B}$)





Example: Two patterns applied



Suppose, after fault collapsing:

$$F = \{a_0, a_1, b_1, c_0, c_1, d_1, e_0, g_0, h_0, h_1\}$$
 where $\alpha_v = \alpha$ s-a-v

- Fault List: $F = \{a_0, a_1, b_1, c_0, c_1, d_1, e_0, g_0, h_0, h_1\}$
- First pattern to apply: abcde = 00110

$$\begin{split} L_{a} = & \left\{ a_{1} \right\}; L_{b} = \left\{ b_{1} \right\}; L_{c} = \left\{ c_{0} \right\}; L_{d} = \phi; L_{e} = \phi \\ L_{f} = L_{a} \bigcap L_{b} = \phi \\ L_{g} = L_{c} \bigcup \left\{ g_{0} \right\} = \left\{ c_{0}, g_{0} \right\} \\ L_{h} = L_{c} \bigcup \left\{ h_{0} \right\} = \left\{ c_{0}, h_{0} \right\} \\ L_{j} = L_{g} - L_{f} = \left\{ c_{0}, g_{0} \right\} \\ L_{i} = L_{d} \bigcup L_{h} = \left\{ c_{0}, h_{0} \right\} \\ L_{k} = L_{i} - L_{e} = \left\{ c_{0}, h_{0} \right\} \\ L_{m} = L_{k} - L_{j} = \left\{ h_{0} \right\} \end{split}$$

 It means h₀ is detected by this pattern, drop it from the list and continue.

- Second pattern to apply: abcde = 11110
- The process should be repeated similarly. At the end of process, we will get $L_m = L_k L_j = \{c_0\}$ which means the pattern will detect c_0 . The fault c_0 , then, can be removed from the list and the process continues if there are more patterns to apply.

Concurrent Fault Simulation


Concurrent Fault Simulation

- It takes advantage of the fact that most of the values in a faulty circuit are the same as their corresponding values in the fault-free circuit.
- It simulates only those elements that are different in fault and fault-free circuits.
- It needs one pass through the circuit.
- It's more efficient than parallel in terms of run time but less efficient in terms of memory.


- Circuit Representation
 - One complete copy of fault-free circuit
 - A copy of those gates that have at least one of these conditions:
 - 1. fault f is local to the gate, i.e. it is associated with an input or output of the gate
 - The value implied at least one input or output of the gate is different from that implied at the corresponding line in the fault-free circuit
- Each version of the circuit is simulated concurrently. In the process, faulty gates can be added or removed.

 Example (consider all s-a-0 and s-a-1 faults on all lines a through g) – No fault collapsing applied here:


$$-F = \{a_0, a_1, b_0, b_1, c_0, c_1, d_0, d_1, e_0, e_1, f_0, f_1, g_0, g_1\}$$



- In event processing
 - $-F = \{a_0, a_1, b_0, b_1, c_0, c_1, d_0, d_1, e_0, e_1, f_0, f_1, g_0, g_1\}$
 - —Remove those bad gates whose inputs and outputs become the same as a fault-free gate. They can no longer be detected. Bad gates are said to be **converging** to good gates.



- In event processing
 - $-F = \{a_0, a_1, b_0, b_1, c_0, c_1, d_0, d_1, e_0, e_1, f_0, f_1, g_0, g_1\}$
 - —Add new bad gates whose inputs and outputs differ from the good gate. They are potentially detectable faults. This is called bad gates divergence.




Critical Path Tracing

Critical Path Tracing

- Efficient since it implicitly targets all faults in a circuit in a single pass
- However, in its basic form applicable only to fanout-free circuits, i.e., circuits with no fanout systems
- Since most practical circuits have fanouts
 - —Circuits are partitioned into fanout-free regions
 - —Critical path tracing applied within each fanout-free region
 - Additional steps are needed to check criticality of the paths across fanout-free regions


- Key concepts
 - —Given a vector $P = (p_1, p_2, ..., p_n)$, assume fault-free circuit simulation has been performed to compute the value implied at each line by P
 - An input c_{i_j} of a gate G is said to be **sensitive** at its output c_{j} , if complementing the values at c_{i_j} (without changing values at any of G's other inputs) will complement the value at c_{i_j}
 - + Denoted by $sens(c_{i_l}) = \begin{cases} 1, & \text{if } c_{i_l} \text{ is sensitive for the vector,} \\ 0, & \text{otherwise} \end{cases}$
 - + Value at $c_{i_{\parallel}}$ may be complemented due to an appropriate sutck-at fault at $c_{i\parallel}$ or due to one in a line in its transitive fanin
 - A line c_i in a circuit C is said to be **critical** for vector P, if P detects a SA ϖ Fault at c_i , when P implies a value w at c_i
 - + Denoted as $Cr(c_{i_l}) = \left\{ egin{array}{ll} 1, & \mbox{if vector P detects the SA\overline{w} fault at c_i,} \\ 0, & \mbox{otherwise} \end{array} \right.$

- In a fanout-free circuit, the effect of a single stuck-at fault propagates to no more than one input of any gate
- Due to the above property, we can use the notion of sensitivity to compute criticality as



- —(c_{i_1} is critical) if and only if [(c_j is critical) and (c_{i_1} is sensitive at c_i)]
- -That is, $Cr(c_{i_1}) = sens(c_{i_1})Cr(c_{j_1})$
- This property can be used iteratively which traversing circuit lines from the output to inputs

- Perform fault-free circuit simulation
- Compute sensitivity of each input of each gate
- Mark the output as critical
 - Traversing the circuit lines from output to inputs, compute criticality of each line




- A circuit with fanouts can be partitioned into fanout-free regions (FFRs) by disconnecting each stem from its branches
 - —Each connected sub-circuit is an FFR
 - —Each FFR can be identified by its output, which is either a primary output or a stem of a fanout system

 X_4

 \mathbf{x}_{5}


—Hence, we will refer to an FFR by its output, $_{1}^{x_{1}}$ as FFR(x_{3}), FFR(c_{4}), FFR(c_{7}), FFR(z_{1}), x_{2} and FFR(z_{2})



 Difficulty with applying critical path tracing to circuits with fanouts


—This circuit can be partitioned into two FFRs: FFR(z)

and $FFR(x_2)$



- —Critical path tracing on FFR(z) for this vector identifies x₁, c₁, c₄, and z as critical
- Even though c_1 is critical, explicit fault simulation shows that **the stem** x_2 **is not critical**

 For this vector, critical path tracing of FFR(z) again identifies x₁, c₁, c₄, and z as critical



- However, in this case, the stem x₂ is critical
- Hence, no simple universally applicable relation exists between criticality of a stem and those of its branches

- Above examples show that no universally applicable relation exists between the criticality of a stem and those of its branches
- To obtain a complete fault simulation
 - —Critical path tracing can be used within each FFR
 - Explicit fault simulation must be performed for faults at a stem to determine its criticality
 - —The results of above two steps can be combined to compute the criticality of all lines in an arbitrary circuit

 Since explicit fault simulation is more expensive than critical path tracing, extensive explicit fault simulation increases the run time complexity of such a fault simulation


 Key question: How to reduce the amount of explicit fault simulation required?

- Let Trfan(c) be the set of primary outputs in transitive fanout (fanout of fanout of ...) of line c
- A branch c_{j_1} of a fanout system with stem c_i and branches c_{j_1} , c_{j_2} ,..., $c_{j_{\beta}}$ is **independent** if


$$Trfan(c_{j_l}) \cap \left[\bigcup_{\gamma=1,2,...,\beta; \gamma \neq l} Trfan(c_{j_{\gamma}})\right] = \{\}$$

- —That is, the outputs in transitive fanout of c_{j_l} (paths that can propagate the fault effect) are disjoint from those in any of the other branches
- In such a case, if c_{j_i} is critical, then c_i is critical (while the converse is not true)


- The above fact can be used to reduce the number of cases where explicit fault simulation is required
 - —Branches c₉ and c₁₀ are independent so no explicit fault simulation required for stem c₇
 - —Explicit fault simulation required for the other two stems $(x_3 \text{ and } c_4)$ G_1 G_2



Fault Analysis System – Key Steps




Fault Analysis System - Process



Fault Analysis System - Fault Collapsing

- For illustration, we have shown two methods for fault collapsing here. In general, only one method is needed to in this step.
- Applying checkpoint theorem is often more efficient specially when you solve problems by hand.


Fault collapsing, method 1.



Total number of faults = 22

Number of faults remaining = 10

Fault collapsing, method 2 (checkpoint theorem).



Total number of faults = 22


Number of faults remaining = 10

Collapse ratio = Number of faults remaining/ Total number of faults = 10/22 = 45.5%

46

Test Generation: Current Fault List = { a1, b0, b1, c0, c1, d0, e0, e1, k0, k1 }


I. consider SA1 Fault at a



Test pattern: abcd=011X=**0110 or 0111**

Fault Simulation, abcd=0111:


Test pattern set $T = \{0111\}$ Fault-free output = $\{0\}$



Test Generation:

Current Fault List = { b0, b1, c1, d0, e0, e1, k1 }


II. consider SAO Fault at d



Test pattern: abcd= XX01=0001 or 0101 or 1001 or 1101


Fault Simulation, abcd=0101:

Test pattern set $T = \{0111, 0101\}$ Fault-free output = $\{0, 1\}$



Test Generation: Current Fault List = { b0, b1, e0, e1 }


III. consider SAO Fault at e



Test pattern: abcd= 1110

Test pattern set $T = \{0111, 0101, 1110\}$ Fault-free output = $\{0, 1, 1\}$

Fault Simulation, abcd=1110:




Faults detected by 1110 = {a0, b0, c0, i0, g0, e0, h0, f0}

Test Generation:

Current Fault List = { b1, e1 }


IV. consider SA1 Fault at e



Test pattern: abcd= **XX00 = 0000 or 0100 or 1000 or 1100**

Fault Simulation, abcd=0100:

Test pattern set $T = \{0111, 0101, 1110, 0100\}$ Fault-free output = $\{0, 1, 1, 0\}$




Faults detected by 0100 = {d1, e1, h1, f1}

Test Generation:

Current Fault List = { b1 }


V. consider SA1 Fault at b



Test pattern: abcd=**101X = 1011 or 1010**

Fault Simulation, abcd=1010:

Test pattern set $T = \{0111, 0101, 1110, 0100, 1010\}$ Fault-free output = $\{0, 1, 1, 0, 0\}$



Faults detected by 1010 = {b1, k0, i1, j1, g1, f1}

Updated Fault list = {}