
# Example of HW1


#### Create a project


- Click "File" → "New" → "Project...".
- 2. Key in Project Name = "HW1".
- 3. Key in or Select "Project Location" = "C:/HW1".
- 4. Click "OK".



#### Add RF.v to project


- 1. Right click in "Project" tab.
- 2. Click "Add to Project"  $\rightarrow$  "Existing File...".
- 3. Check "Copy to project directory" and "Browse.." tb\_RF.v and RF.v files.






# Copy "testbench" folder

- 1. Copy "testbench" folder and paste at "C:/HW1/".
- 2. Inside "testbench" folder must have:
  - a) RF.dat
  - b) tb\_ALU.in
  - c) tb\_CompALU.in





#### Edit RF.v


```
□ /*
25
        * Declaration of Register File for this project.
26
27
        * CAUTION: DONT MODIFY THE NAME.
     L */
28
29
    module RF();
30
31
32
           * Declaration of inner register.
           * CAUTION: DONT MODIFY THE NAME AND SIZE.
33
34
           */
35
          reg [31:0]R[0:31];
36
37
     endmodule
38
```



```
* Declaration of Register File for this project.
        * CAUTION: DONT MODIFY THE NAME.
27
     L */
28
     □ module RF(
               //Inputs
30
               input [4:0] Rs addr,
31
               input [4:0] Rt_addr,
32
33
               //Outputs
34
               output [31:0] Rs_data,
35
               output [31:0] Rt data
36
37
      -);
38
39
                * Declaration of inner register.
40
                * CAUTION: DONT MODIFY THE NAME AND SIZE.
41
                */
42
               reg [31:0]R[0:31];
43
44
               //Regsiter Muxs
45
               assign Rs data = R[Rs addr];
46
47
       endmodule
48
```


## Compile the project


- 1. Right click in "Project" tab.
- 2. Click "Compile"  $\rightarrow$  "Compile All".
- 3. Done successful as shown in "Transcript" tab.



# Simulate tb\_RF.v (1)

- 1.Click "Simulate" → "Start Simulation".
- 2.Select "tb\_RF" in "work".
- 3.Click "OK".
- 4.Add Wave for "Rs\_addr", "Rt\_addr", "Rs\_data", "Rt\_data".






# Simulate tb\_RF.v (2)


- 5. Click "Run -All" button on "Simulate" toolbar.
- 6. Click "Zoom Full" button on "Zoom" toolbar to arrange all wave form signal with window size.






# Simulate tb\_RF.v (3)

- 7. Right click on signal in "Wave" tab.
- 8. Click "Radix"  $\rightarrow$  "Hexadecimal".






## Add tb\_ALU.v to project

- Click "Simulate" → "End Simulation".
- 2. Right click in "Project" tab.
- 3. Click "Add to Project"  $\rightarrow$  "Existing File...".
- 4. Check "Copy to project directory" and "Browse.." tb\_ALU.v file.





## Create ALU.v to project

- 1. Right click in "Project" tab.
- 2. Click "Add to Project"  $\rightarrow$  "New File".
- 3. Key in "File Name" = "ALU.v".
- Select "Add file as type" = "Verilog".
- 5. Click "OK".


#### Edit ALU.v and Compile All

1. Edit "ALU.v" then "Compile –All".

```
`define SRL
                      6'b100010
    module ALU(
                      Inputs
              //
 5
              input [31:0] Src 1,
 6
              input [31:0] Src 2,
              input [4:0] Shamt,
 8
              input [5:0] Funct,
9
              // Outputs
10
              output reg [31:0] ALU result,
11
              output wire Zero,
12
                            Carry
              output reg
13
     H);
14
15
              always @(Src 1, Src 2, Shamt, Funct) begin
16
                      case (Funct)
                                           {Carry, ALUResult} <= Src_1 >> Shamt;
17
                              `SRL:
18
                                           {Carry, ALUResult} <= 0;
                             default:
19
                      endcase
20
21
              end
22
23
      endmodule
24
```


#### Simulate tb\_ALU.v


- Simulate "tb\_ALU" in "work".
- Add Wave for "Src1", "Src2", "Shamt", "Funct", "ALU\_result", "Zero", "Carry".



#### Add CompALU.v to project

- Click "Simulate" → "End Simulation".
- Add tb\_CompALU.v and CompALU.v files to project.





### Edit CompALU.v


```
25
    □ / *
        * Declaration of top entry for this project.
        * CAUTION: DONT MODIFY THE NAME AND I/O DECLARATION.
28
29
     module CompALU(
30
               //
                       Inputs
31
               Instruction,
32
                       Outputs
33
               CompALU data,
34
               CompALU zero,
35
               CompALU carry
36
     -);
37
38
39
                * Declaration of Register File.
40
                * CAUTION: DONT MODIFY THE NAME.
41
42
43
               RF Register File();
     endmodule
```



```
25
    □ /*
26
        * Declaration of top entry for this project.
27
        * CAUTION: DONT MODIFY THE NAME AND I/O DECLARATION.
28
     module CompALU(
               //
                       Inputs
31
               input [31:0] Instruction,
32
                       Outputs
33
               output [31:0] CompALU data,
34
               output CompALU_zero,
35
               output CompALU carry
36
      H);
37
38
39
                * Declaration of Register File.
                * CAUTION: DONT MODIFY THE NAME.
40
41
42
43
               wire [31:0] Inner_Src_1;
44
               wire [31:0] Inner Src 2;
45
               RF Register File (
46
47
                       // Inputs
48
                        .Rs addr(Instruction[25:21]),
                        .Rt addr(Instruction[20:16]),
49
50
                       // Outputs
51
                        .Rs data(Inner Src 1),
52
                        .Rt data(Inner Src 2)
53
54
55
               ALU Arithmetic Logical Unit (
56
                               Inputs
57
                        .Src 1(Inner Src 1),
58
                        .Src 2(Inner Src 2),
59
                        .shamt(Instruction[10:6]),
60
                        .funct(Instruction[5:01),
61
                               Outputs
                       .ALUResult (CompALU_data),
62
63
                        .Zero (CompALU zero),
                       .Carry(CompALU carry)
64
65
               );
66
       endmodule
```

# Simulate tb\_CompALU.v

- Simulate "tb\_CompALU" in "work".
- Add Wave for "Instruction", "CompALU\_data", "CompALU\_ zero", "CompALU\_ carry".



#### Disclaimer

Use of this documentation is your acknowledgment that you agree to and will comply with the following notices and disclaimers. You are advised to seek appropriate legal, engineering, and other professional advice regarding the use, interpretation, and effect of this documentation.

This document only provides students who take this course (Computer Organization). Any modification or spreading of this document without permission is not allowed.

Copyright (C) 2024 Embedded System Software Lab.

All Right Reserved.