PA1: Unsigned Multiplier and Unsigned Divider

a. Implement A 32-bit Unsigned Complete Multiplier




Fig. 1: 32-bit unsigned multiplier

Implement a 32-bit unsigned multiplier as shown in Fig. 1.

Note: Do not use multiplication instructions (e.g., A*B). Please use add and shift to implement multiplication.

1. Module Definition

The module name and I/O ports of the top-level module CompMultiplier must follow I/O interface definitions. The names of the modules inside the system can be defined by the designer, but the number of modules should be equal to Fig. 1. The data bus and control bus in the system can be added or deleted by the designer. Fig. 1 is one of the solutions for the designer's reference.

I/O Interface

```
module CompMultiplier (
output [63:0] Prod,
output Rdy,
input [31:0] Mult,
input [31:0] Mul,
input Run,
input Rst,
input clk
);
```

2. Signal Description

Signal symbol	Signal name	Signal Description
Prod	64-bit calculation	This signal is set as an output before
	result	the Rdy signal is activated to forbid the
		testbench to read the previous calculation
		result.
Rdy	completion signal	The "high" level represents the system has
		completed multiplication and maintained the
		result.
Mult	32-bit multiplicand	The signal is generated by the testbench and
		updated when the Rst signal is "high".
Mul	32-bit multiplier	The signal is generated by the testbench and
		updated when the Rst signal is "high".
Run	execution signal	The system performs multiplication as the Run
		signal is "high" level.
Rst	initialization signal	The "high" level indicates that the system is
		initialized before multiplication, and the output
		results are set to zero. This signal has the
		highest priority and is generated by the
		testbench.
clk	clock signal	Periodic square waves are generated by the
		testbench for synchronizing each signal with
		the drive system.

3. External Signal Action Flow

This testbench (tb_CompMultiplier.v) will initialize the **Rst** signal for a time unit (between two **positive edges of clk**) before each multiplication starts. When the **Rst** signal is high, testbench will read the value in tb_CompMultiplier.in and output the corresponding values to **Mult** and **Mul** respectively. After one clock (the positive edge of the clock), the testbench set the **Rst** signal as low. Then, after one clock (the positive edge of the clock), the testbench set the **Run** signal as high. The **Rdy** signal shall be high after the multiplication is completed. When the **Rdy** signal is high, the testbench store the result of **Prod** and the current tick in tb_CompMultiplier.out. If there are more operations to be executed in tb_CompMultiplier.in, the procedure will be restarted at the positive edge of the clock. Refer to Fig. 2 for the example waveform.

- Note: The testbench will continuously wait for the **Rdy** signal. If a system fails to set the **Rdy** signal, the simulation will not stop. The designer shall deal with this issue.
- Note: The assignment only provides the testbench of the top-level module, and the functionality of other internal modules needs to be tested by yourself. Designers shall write the modifications based on the simplified testbench provided in this assignment.
- Note: The provided test input file (tb_CompMultiplier.in) needs to be added into the folder (..\testbench\) which is the same as the folder of the project. The instructions are written in hexadecimal, and each line contains 2 values as respectively multiplicand and multiplier, separated by an "under line". The format of instruction is as follows: 32-bit multiplicand (**Mult**) "_" 32-bit multiplier (**Mul**). Designers can add more instructions for the testing.




Fig. 2: Waveform Example

4. Operation Process




Fig. 3: Multiplication flow chart

Flowchart Description

- Step A: The **Rst** signal initializes the system.

 The **Run** signal triggers the reading of the **Mult** and **Mul** and then starts the operation.
- Step B: Check if the LSB of the **Mul** is 1.
- Step C: Accumulate the left half of the result register with the **Mult** (with ALU carry flag).
- Step D: Shift the result register to the right by 1-bit.
- Step E: If the counter is less than 32, increase the value of the counter by 1.
- Step F: Set the Ready signal as 1 to complete the multiplication

Example (4-bit multiplication operation)

Counter.Step	Prod	Mult
	0000_0000	0000
0.A	0000_0011	0010
1.C	0010_0011	0010
1.D	0001_0001	0010
2.C	0011_0001	0010
2.D	0001_1000	0010
3.B	0001_1000	0010
3.D	0000_1100	0010
4.B	0000_1100	0010
4.D	0000_0110	0010
4.F	0000_0110	0010

b. Implement A 32-bit Unsigned Complete Divider




Fig. 4: 32-bit unsigned divider

Implement a 32-bit unsigned divider as shown in Fig. 4.

The design rules are the same as the multiplier, please refer to the content of the lecture notes for the operation process.

I/O Interface

```
module CompDivider (
output [31:0] Q,
output [31:0] R,
output Rdy,
input [31:0] Dvnd,
input [31:0] Dvsr,
input Run,
input Rst,
input clk
);
```

Signal Description

Signal symbol	Signal name
Q	32-bit Quotient
R	32-bit Reminder
Rdy	completion signal
Dvnd	32-bit Dividend
Dvsr	32-bit Divisor
Run	execution signal
Rst	initialization signal
clk	clock signal

- Note: Do not use the division command (e.g., A/B) . Please use subtraction and shift to perform division.
- ➤ Note: The mathematically invalid operation (e.g., dividing by 0) is not within the scope of this project.
- Note: The provided test input file (tb_CompDivider.in) needs to be added into the folder (..\testbench\) which is the same as the folder of the project. The instructions are written in hexadecimal, and each line contains 2 values as respectively dividend and divisor. The format of instruction is as follows: 32-bit dividend (**Dvnd**) "_" 32-bit divisor (**Dvsr**). Designers can add more instructions for the testing.

c. Submission

Report structure:

- a. Cover.
- b. Screenshots and descriptions of each module.
- c. Screenshots and descriptions of each test bench for all modules.
- d. Screenshots and descriptions of the test results (hexadecimal waveforms) for each module.
- e. Conclusion and insights.
- **XEVALUATE:** X Convert the report to PDF and name it the student ID "BYYYDDXXX.pdf".

Files required for PA1:

- BYYYDDXXX.zip
 - o Part1
 - CompMultiplier.v
 - Multiplicand.v
 - ALU.v
 - Product.v
 - Control.v
 - o Part2
 - CompDivider.v
 - Divisor.v
 - ALU.v
 - Remainder.v
 - Control.v
 - Report (BYYYDDXXX.pdf)
- Note: Please make sure all your program files and PDF files are directly in the zipped file, not all wrapped in one folder.

Grading:

- a. (40 points) Multiplier.
- b. (20 points) Divider.
- c. (20 points) Screenshots of each program, and description of the process.
- d. (10 points) Screenshots of each testbench, and description of the test functions.
- e. (10 points) Simulation results with analysis.
- f. Follow naming rules and file formats.
- g. No plagiarism.

We will test your modules with another generated testbench.

Deadline: 2024-04-14 13:00 on moodle

Appendix: Testbench

```
'timescale 10 ns / 1 ns
30
       // Declarations
31
       'define DELAY
32
                                           // # * timescale
      'define INPUT FILE
33
                                     "testbench/tb CompMultiplier.in"
       'define OUTPUT_FILE
34
                                    "testbench/tb CompMultiplier.out"
35
    // Declaration
36
37
       'define LOW
                            1'b0
       'define HIGH 1'bl
38
39
40  module tb_CompMultiplier;
41
42
              // Inputs
43
             reg Reset;
44
              reg Run;
45
              reg [31:0] Multiplicand in;
46
             reg [31:0] Multiplier in;
47
             // Outputs
48
49
             wire [63:0] Product_out;
50
             wire Ready;
51
             // Clock
52
53
             reg clk = 'HIGH;
54
            // Testbench variables
55
56
             reg [63:0] read_data;
             integer input_file;
57
             integer output_file;
58
59
             integer i;
60
61
             // Instantiate the Unit Under Test (UUT)
62
     白
             CompMultiplier UUT (
63
                     // Outputs
64
                     .Prod(Product_out),
65
                      .Rdy (Ready),
                      // Inputs
66
67
                      .Mult(Multiplicand_in),
68
                      .Mul (Multiplier in),
69
                     .Run (Run),
70
                      .Rst (Reset),
71
                      .clk(clk)
72 -
             );
```

Fig. 5 (a): tb CompMultiplier.v

```
initial
 75
                begin : Preprocess
                         // Initialize inputs
 77
                         Reset
                                         = 'LOW;
 78
                         Run
                         Multiplicand_in = 32'd0;
 79
 80
                        Multiplier_in = 32'd0;
 81
 82
                         // Initialize testbench files
                                         = $fopen('INPUT_FILE, "r");
                         input_file
 83
 84
                         output_file
                                         = $fopen('OUTPUT_FILE);
 85
                         # DELAY;
 86
                                         // Wait for global reset to finish
 87
                end
 88
 89
                 always
      白
                begin : ClockGenerator
 91
                         # DELAY;
 92
                         clk <= ~clk;
 93
                end
 94
 95
      白
                begin : StimuliProcess
 96
 97
                         // Start testing
 98
                         while (!feof(input_file))
 99
100
                                 $fscanf(input_file, "%x\n", read_data);
                                 @(negedge clk); // Wait clock
101
102
                                 {Multiplicand_in, Multiplier_in} = read_data;
103
                                 Reset = 'HIGH;
104
                                 @(negedge clk); // Wait clock
105
                                 Reset = `LOW;
                                 @(negedge clk); // Wait clock
106
107
                                 Run = 'HIGH;
108
                                 @(posedge Ready);
                                                        // Wait ready
109
                                 Run = 'LOW;
110
                         end
111
112
                         # DELAY;
                                         // Wait for result stable
113
114
                         // Close output file for safety
115
                         $fclose(output_file);
116
117
                         // Stop the simulation
118
                         $stop();
119
                end
120
121
                always @ (posedge Ready)
122
                begin : Monitoring
123
                         $display("Multiplicand:%d, Multiplier:%d", Multiplicand_in, Multiplier_in);
                        $display("result:%d", Product_out);
$fdisplay(output_file, "%t,%x", $time, Product_out);
124
125
126
                end
127
128
     endmodule
```

Fig. 6 (b): tb CompMultiplier.v (cont.)

```
28
      // Setting timescale
29
       `timescale 10 ns / 1 ns
30
31
      // Declarations
                                     1 // # * timescale
32
       `define DELAY
       `define INPUT FILE
                                     "testbench/tb CompDivider.in"
33
34
      `define OUTPUT FILE
                                     "testbench/tb_CompDivider.out"
35
36
      // Declaration
       `define LOW 1'b0
37
      `define HIGH 1'b1
38
39
   module tb_CompDivider;
40
41
42
              // Inputs
43
              reg Reset;
44
              reg Run;
45
              reg [31:0] Dividend in;
              reg [31:0] Divisor_in;
46
47
48
             // Outputs
49
              wire [31:0] Quotient_out;
50
              wire [31:0] Remainder out;
51
              wire Ready;
52
             // Clock
53
54
             reg clk = `HIGH;
55
              // Testbench variables
56
57
             reg [63:0] read_data;
58
              integer input file;
59
              integer output_file;
60
              integer i;
61
              // Instantiate the Unit Under Test (UUT)
62
     白
63
              CompDivider UUT (
64
                      // Outputs
65
                      .Q(Quotient_out),
66
                      .R(Remainder_out),
67
                      .Rdy (Ready),
68
                      // Inputs
69
                      .Dvnd(Dividend_in),
70
                      .Dvsr(Divisor in),
71
                      .Run (Run),
72
                      .Rst (Reset),
73
                      .clk(clk)
74
              );
75
```

Fig.6 (a): tb_CompDivider.v

```
initial
                 begin : Preprocess
78
                          // Initialize inputs
79
                         Reset
                                           = 'LOW;
80
                          Run
81
                          Dividend_in
                                           = 32'd0;
82
                          Divisor_in
                                           = 32'd0;
83
84
                          // Initialize testbench files
                                         = $fopen('INPUT_FILE, "r");
85
                          input_file
86
                          output_file
                                           = $fopen('OUTPUT_FILE);
87
88
                          # `DELAY;
                                           // Wait for global reset to finish
89
                 end
90
91
                 always
92
                 begin : ClockGenerator
                          # `DELAY;
93
94
                         clk <= ~clk;
95
                 end
96
97
                 always
                begin : StimuliProcess
98
99
                          // Start testing
001
                         while (!$feof(input_file))
.01
                         begin
                                   $fscanf(input_file, "%x\n", read_data);
@(negedge clk); // Wait clock
102
.03
.04
                                   {Dividend_in, Divisor_in} = read_data;
.05
                                   Reset = `HIGH;
106
                                   @(negedge clk); // Wait clock
.07
                                   Reset = 'LOW;
108
                                   @(negedge clk); // Wait clock
109
                                   Run = `HIGH;
                                   @(posedge Ready);
110
                                                           // Wait ready
11
                                   Run = `LOW;
12
                          end
113
                          # `DELAY;
                                           // Wait for result stable
14
.15
                          // Close output file for safety
116
17
                          $fclose(output_file);
118
.19
                          // Stop the simulation
20
                          $stop();
21
                 end
22
.23
                 always @(posedge Ready)
24
                begin : Monitoring
                          $display("Dividend_in:%d, Divisor_in:%d", Dividend_in, Divisor_in);
.25
                         $display("Quotient_out:%d, Remainder_out:%d", Quotient_out, Remainder_out);
$fdisplay(output_file, "%x_%x", Quotient_out, Remainder_out);
.26
27
128
                 end
129
.30
      L endmodule
```

Fig.6 (b): tb CompDivider.v (cont.)