台科大 PA1 Computer Organization

周 柏宇 2024/3/28


目錄

Multiplier	3
CompMultiplier	3
Description	3
Details	4
ALU	6
Description	6
Detail	6
Multiplicand	7
Description	7
Detail	7
Control	8
Description	9
Detail	9
Product	10
Description	10
Detail	11
Divider	12
CompDivider	12
Description	13
Detail	13
ALU	14
Description	14
Detail	14
Divisor	14
Description	15
Detail	15
Control	16
Description	17
Detail	17
Remainder	18
Description	18
Detail	19
Test	20
Multiplier	20
tb_CompMultiplier	20
tb ALU	21

tb Control	22
tb_Multiplicand	23
tb_Product	23
Divider	25
tb_Control	25
tb_ALU	26
tb_Divisor	27
tb_Remainder	28
tb_CompDivider	29
Conclusion and Insights	31

Multiplier

CompMultiplier



Description

This module is to connect all the small components to form a functional multiplier.

Details

Line 1~9
I/O Interface.

Signal Symbol	Signal Name	Signal Description
Prod	64-bit calculation result	This signal is set as an output before the Rdy signal is activated to forbid the testbench to read the previous calculation result.
Rdy	completion signal	The "high" level represents the system has completed multiplication and maintained the result.
Mult	32-bit multiplicand	The signal is generated by the testbench and updated when the Rst signal is "high".
Mul	32-bit multiplier	The signal is generated by the testbench and updated when the Rst signal is "high".
Run	execution signal	The system performs multiplication as the Run signal is "high" level.
Rst	initialization signal	The "high" level indicates that the system is initialized before multiplication, and the output results are set to zero. This signal has the highest priority and is generated by the testbench.

clk	clock signal	Periodic square waves are
		generated by the
		testbench for
		synchronizing each signal
		with the drive system.

Line 11~14
Wires used in this module.

Wire Symbol	Wire Name	Wire Description
Hi	HI register	Upper 32 bits of the product. Used to pass data to ALU.
ALU_result	33 bits ALU result. This sees overflow as the 33th bit.	The computation result of ALU.
Mult_out	32-bit multiplicand	The signal is generated by the testbench and updated when the Rst signal is "high".
counting	Counting flag	Tell Control to start. This will avoid racing condition.

Line 16~43


Component instances.

Instance Name	Component Name	Instance Description
ALU_inst	ALU instance	src_1 gets data from
		Mult out, src_2 gets data
		from <u>Hi</u> , result is the
		output of this ALU,
		connected to ALU result.
Multiplicand_inst	Multiplicand instance	Mult_in gets data from
		Mult, Mult_out sets
		output to Mult out.
Control_inst	<u>Control</u> instance	counting gets data from
		Product, rst gets data
		from Rst, clk gets data
		from <u>clk</u> , ready sets
		output to <u>Rdy</u> .

Product_inst	Product instance	clk gets data from <u>clk</u> , rst
		gets data from <u>Rst</u> , run
		gets data from Run, Mul
		gets data from Mul on the
		posedge of <u>Run</u> ,
		ALU_result gets data from
		ALU result, Hi outputs
		data to <u>Hi</u> , Prod generates
		output to <u>Prod</u> . And last
		but not least it gives
		counting to Control.

ALU

```
1 module ALU (
2     input [31:0] src_1,
3     input [31:0] src_2,
4     output [32:0] result
5  );
6     assign result = src_1 + src_2;
7 endmodule
```



Description

This module provides basic arithmetic functions that fulfills multiplier's needs.

Detail

Line 1~5


I/O Interface.

Signal Symbol	Signal Name	Signal Description
src_1	32-bits Source 1	addend
src_2	32-bits Source 2	augend
result	33-bits addition result	Sum with 1 overflow bit

Line 6

Wire connection that represents result = src_1 + src_2.

Multiplicand



Description

Dummy module. Mult signal is given all along between the 2 posedge of Rst. There is no need to do any other operation.

Detail

Line 1~4


I/O Interface.

Signal Symbol	Signal Name	Signal Description
Mult_in	In direction of Mult	In
Mult_out	Out direction of Mult	out

Line 5

Wire connection that denotes Mult_out = Mult_in.

Control



Description

A counter with a flag.

Detail

Line 1~6
I/O Interface.

Signal Symbol	Signal Name	Signal Description
counting	Counting flag	The flag telling Control to count.
rst	initialization signal	The "high" level indicates that the system is initialized before multiplication, and the output results are set to zero. This signal has the highest priority and is generated by the testbench.
clk		Periodic square waves are generated by the testbench for synchronizing each signal with the drive system.
ready	Ready flag	Signify the end of the sequence of operation.


Line 11~18

Use reset register to hold rst signal between 2 posedge clk to avoid racing. Line $20^{\circ}31$

When running count 32 negedges of clk then set ready flag to notify other component to stop or fetch data.

Product

```
module Product (
    input clk,
    input run,
    input [31:0] Mul,
    input [31:
```



Description

Main module. I use 65 bits representing product in order to handle overflowing result from <u>ALU</u>. The computation is executed on posedge clk to avoid racing condition. And I use counting, which is a flag to tell Control to count. This flag will effective avoid racing.

Detail

Line 1~10

I/O Interface.

Signal Symbol	Signal Name	Signal Description
clk	clock	Clock
rst	reset	Reset the init state
run	Execution signal	Run operations when high
Mul	32-bits multiplicand	Init will put this to LO
ALU_result	33-bits ALU result	With 1 more carry bit
Hi	HI	Upper 32 bits
Prod	production	64-bits result
counting	Counting flag	Used to avoid racing

Line 11~12

Registers

Register Symbol	Register Name	Register Description
state	state	FSM state
product	65-bits product	1 more bit for overflow
		result generated by ALU.

Line 14~16

Wire connection of Hi, Prod and counting.

Line 19~22

Reset.

Line 24~38

FSM

State Symbol	State Name	State Description
0	Init	HI = 0, LO = <u>Mul</u>
1	run	Examine LSB to do
		predefined operations.


Line 30~36

If LSB is set, write ALU_result to HI and shift right 1 bit.

Else, shift right 1 bit.

Divider

CompDivider



Description

This module is to connect all the small components to form a functional divider.

Detail

Line 1~10

I/O Interface.

Signal Symbol	Signal Name	Signal Description
Q	32-bit Quotient	Quotient result
R	32-bit Reminder	Remainder result
Rdy	completion signal	Iff it's set the, result is valid
Dvnd	32-bit Dividend	Input
Dvsr	32-bit Divisor	Input
Run	execution signal	Start execute when high
Rst	initialization signal	Reset
clk	clock signal	clock

Line 11~14

Wires used in this module.

Wire Symbol	Wire Name	Wire Description
ALU_result	33-bits ALU out	With 1 carry bit
Dvsr_out	Divisor out	Dummy connection
Hi	HI register	Upper 32 bits
counting	Counting flag	Used to avoid racing.


Line 16~44

Component instances.

Instance Symbol	Instance Name	Instance Description
ALU_inst	ALU instance	Output to ALU result
		considering R, Dvsr out
Divisor_inst	<u>Divisor</u> instance	Dummy
Control_inst	<u>Control</u> instance	Counter with Rdy flag.
Remainder_inst	Remainder instance	1 clk, 2 flags, 2 in, 4 out.
		For more detail <u>click me</u> .

ALU





Description

This module provides basic arithmetic functions that fulfills divider's needs.

Detail

Line 1~5

I/O Interface.

Signal Symbol	Signal Name	Signal Description
src_1	32-bits source 1	Minuend
src_2	32-bits source 2	subtrahend
result	33-bits result	Difference, 1 more
		borrow bit

Line 6

Wire connection symbolize result = $src_1 - src_2$.


Divisor

```
module Divisor (
input [31:0] Dvsr_in,

output [31:0] Dvsr_out

);

assign Dvsr_out = Dvsr_in;
endmodule
```



Description

Dummy

Detail

Line 1~4


I/O Interface.

Signal Symbol	Signal Name	Signal Description
Dvsr_in	Divisor in	In
Dvsr_out	Divisor out	out

Line 5

Wire connection to make out = in.

Control



Description

A counter with 2 in flags, 1 out flag.

Detail

Line 1~6

I/O Interface.

Signal Symbol	Signal Name	Signal Description
counting	Counting flag	Input flag represent start
rst	Reset flag	Input flag represent reset
clk	Clock	Clock
ready	Ready flag	Signify the end of
		operation.

Line 8~9


Registers

Line 11~18

Use reset register to hold rst signal between 2 posedge clk to avoid racing. Line $20^{\circ}31$

When running count 32 negedges of clk then set ready flag to notify other component to stop or fetch data.

Remainder



Description

Main module. I use 65 bits representing product in order to handle overflowing

result from <u>ALU</u>. The computation is executed on posedge clk to avoid racing condition.

Detail

Line 1~11

I/O Interface.

Signal Symbol	Signal Name	Signal Description
clk	Clock	Clock
rst	Reset flag	Reset to init state
run	Run flag	Run when high
Dividend	32-bits dividend	In when init
ALU_result	33-bits <u>ALU</u> result	With 1 more borrow bit
Hi	Hi register	Upper 32 bits
Remainder_out	32-bits Remainder	34 th bit to 65 th bit to avoid
		the right shifting in last
		iteration
Quotient_out	32-bits Quotient	Output
counting	Counting flag	To avoid racing

Line 12~13

Registers.

Register Symbol	Register Name	Register Description
state	State	For FSM
Remainder	65-bits remainder	1 more bit to handle
		borrow bit from ALU

Line 15~18

Wire connection to Remainder out, Quotient out, HI, and counting.

Line 21~24

Reset.

Line 26~40

FSM

State Symbol	State Name	State Description
0	Init	Init Remainer by put
		Dividend to LO and shift
		left 1 bit.
1	run	Try to divide.


Line 31~39


If ALU_result is negative, shift left 1 bit.

Test

Multiplier

tb_CompMultiplier





tb_ALU

```
always
begin : StimuliProcess

// startt testing
while (!$feof(input_file))
begin

$fscanf(input_file, "%x\n", read_data);
@ (posedge clk);
{src_1, src_2} = read_data;
@ (negedge clk);
$display("src_1 = %x, src_2 = %x", src_1, src_2);
$display("result = %x", result);
$fdisplay(output_file, "%t, %x, %x, %x", $time, src_1, src_2, result);
end

# DELAY;

// close files
$fclose(output_file);

// stop simulation
$stop;
end
```






Test for functionality of ALU(only addition).

tb_Control

```
always
begin : StimuliProcess

// start testing
@(negedge clk); // Wait clock
rst = `HIGH;
@(negedge clk); // Wait clock
rst = `LOW;
@(negedge clk); // Wait clock
counting = `HIGH;
@(posedge ready); // Wait ready
counting = `LOW;
end
```



Test for functionality of Control.

(720-60)/20 = 33, 0.5 more for start and 0.5 more for end to avoid racing.

tb_Multiplicand


```
always
begin : StimuliProcess

// startt testing
while (!$feof(input_file))
begin

$fscanf(input_file, "%x\n", read_data);
@ (posedge clk);
src = read_data;
@ (negedge clk);
$display("src = %x", src);
$display("result = %x", result);
$fdisplay("result = %x", fime, src, result);
end

#`DELAY;
#`DELAY;
```

Test for the functionality of Multiplicand.



tb Product

```
always
begin: StimuliProcess

// Start testing
while (!$feof(input_file))
begin

$fscanf(input_file, "%x\n", read_data);
@(negedge clk); // Wait clock
{ALU_result, Mul} = read_data;
rst = 'HIGH;
@(negedge clk); // Wait clock
rst = 'LOW;
@(negedge clk); // Wait clock
run = 'HIGH;
@(posedge clk); // Wait ready

@(posedge clk); // Wait ready

# @(posedge clk); // Wait ready


run = 'LOW;
$fdisplay(output_file, "%t, %x, %x, %x", $time, Mul, ALU_result, Product_out);
end

# `DELAY; // Wait for result stable


// Close output file for safety
$fclose(output_file);
```

Test for functionality.

et.out 80, 00000014, 0000003eb, 0000000000000000 160, 00000015, 0000003eb, 0000001f580000000a



14h LSB is not 1, shift right.



15h LSB is 1, add to HI, then shift right.


Divider

tb_Control

```
always
begin : StimuliProcess

// start testing
@(negedge clk); // Wait clock
rst = `HIGH;
@(negedge clk); // Wait clock
rst = `LOW;
@(negedge clk); // Wait clock
counting = `HIGH;
@(posedge ready); // Wait ready
counting = `LOW;
end

always @(posedge ready)
```



Test for functionality of Control.

(720-60)/20 = 33, 0.5 more for start and 0.5 more for end to avoid racing.

tb_ALU

Test for functionality

```
20, 000003eb, 00000014, 0000003d7

40, 00000014, 000003eb, 1fffffc29

60, ffffffff, 00000002, 0fffffffd

80, 00000002, ffffffff, 100000003

100, ffffffff, ffffffff, 000000000
```



Note that result is 33-bits.

tb_Divisor

```
always
begin: StimuliProcess

// startt testing
while (!$feof(input_file))
begin

$fscanf(input_file, "%x\n", read_data);
@ (posedge clk);
src = read_data;
@ (negedge clk);
$display("src = %x", src);
$display("src = %x", result);
$fdisplay(output_file, "%t, %x, %x", $time, src, result);
end


# DELAY;

// Close files
$fclose(output_file);

// Stop simulation
$stop;
end
```

Test for functionality.


```
20, 000003eb, 000003eb
40, 00000014, 00000014
60, 00000002, 00000002
80, ffffffff, ffffffff
```




tb_Remainder

```
while (!$feof(input_file))
  $fscanf(input_file, "%x\n", read_data);
   {ALU_result, Dividend} = {1'b1, read_data};
   @(negedge clk); // Wait clock
   @(negedge clk); // Wait clock
   run = `HIGH;
   @(posedge clk); // Wait ready
   @(posedge clk); // Wait ready
   $fdisplay(output_file, "%t, %x, %x, %x, %x", $time, Dividend, ALU_result, Remainder_out
   @(negedge clk); // Wait clock
   {ALU_result, Dividend} = {1'b0, read_data};
   rst = `HIGH;
   @(negedge clk); // Wait clock
   @(negedge clk); // Wait clock
   run = `HIGH;
   @(posedge clk); // Wait ready
   @(posedge clk); // Wait ready
   $fdisplay(output_file, "%t, %x, %x, %x, %x", $time, Dividend, ALU_result, Remainder_out
```

Test for functionality.




The first time $ALU_result[32] = 0 \rightarrow 28h * 2h = 50h$





The first time ALU_result[32] = 1 -> 28h * 2h + 1h = 51h

tb_CompDivider



Dividend	Divisor	Description
0000064	00000021	Common case
0000007	0000064	Common case
F0000000	000000F	Dividend is extreme value
000000F	F0000000	Divisor is extreme value
F0000000	FFFFFFF	Both are extreme
FFFFFFF	F0000000	Both are extreme
	(€) •	Msgs





Conclusion and Insights

The most valuable lesson I learnt from this assignment is making report is the most tedious thing in the world. I think whom it may concern will feel the same when reading our naïve reports.

Since Run flag will be set on negedge of clk, it'll be better if the mul/div operation is on posedge of clk because of the racing problem. Also, because of the counter should be count on negedge to make the last iteration's output stable (setup time constraint,) this will require 1 more clk to make this happen. Considering the above observation, I make Product/Remainder to tell the control when to start counting.

This will 100% make no racing. My structure is not the best in performance, but I think it'll be relative stabler among all the other students' structures in this assignment.

During the implementation, I found out that control can just sit there doing nothing but counting, so I did. It'll need modification if considering merge multiplication and division or even merge all component to a complete ALU, but whatever. The requirement of this assignment doesn't forbid us to do this.

And there is one more trick I used. I make multiplication/division specific ALU to further simply the control path. As a result, the control just sitting there waiting for set up flags.