台科大



EE3005301 計算機組織

B11032006 周 柏宇 2024/3/13

內容

Modules	2
Register File	2
Arithmetic_Logic_Unit	3
Complete ALU	5
Test Commands	6
Helper Program	6
Simple Compiler	6
Verify Program	8
Test Commands	0
Test Results	2
RF	2
ALU	2
CmpALU	3
Tests for srl	3
Tests for and	3
Tests for subu	3
Tests for addu	4
Conclusion	5

Modules

Register File

```
25
      * Declaration of Register File for this project.
      * CAUTION: DONT MODIFY THE NAME.
29
     module RF(
         //Inputs
         input [4:0] Rs addr,
         input [4:0] Rt addr,
32
         //Outputs
         output [31:0] Rs data,
         output [31:0] Rt_data
     );
         * Declaration of inner register.
          * CAUTION: DONT MODIFY THE NAME AND SIZE.
41
42
         reg [31:0]R[0:31];
         // Register mux
         assign Rs data = R[Rs addr];
         assign Rt data = R[Rt addr];
47
     endmodule
```

Line 29~37

Declaration and I/O.

Line 42

Allocate 32 x 32-bits sram with named R.

Line 45~46

```
Rs_addr, Rt_addr are registers' index (5 bits = [0, 31]). Use square brackets to fetch data (32 bits = [0, 2^31]).
```

Arithmetic Logic Unit

```
define ADDU 6'b001001
     `define SUBU 6'b001010
     `define AND 6'b010001
     `define SRL 6'b100010
     module ALU (
         input [31:0] Src_1,
         input [31:0] Src_2,
         input [4:0] Shamt,
         input [5:0] Funct,
         output reg [31:0] ALU result,
         output wire Zero,
         output reg Carry
14
     );
16
         // ALU operations
17
         wire [31:0] ADDU wire, SUBU wire, AND wire, SRL wire;
18
20
         wire Carry wire, Borrow wire;
         // Assignments for ALU operations
         assign {Carry_wire, ADDU_wire} = Src_1 + Src_2;
         assign {Borrow wire, SUBU wire} = Src 1 + ~Src 2 + 1;
         assign AND_wire = Src_1 & Src_2;
         assign SRL_wire = Src_1 >> Shamt;
```

Line 1~4

Define constants.

Line 17, 20

Use wires to store results.

Line 24

Use 2's complement to implement subtraction in order to get borrow bit.

Line 23~26

Use "assign" to get all the corresponding results simultaneously.

```
28
         // ALU control logic
         always @(*) begin
             case(Funct)
                  `ADDU: begin
                      ALU_result <= ADDU_wire;
                      Carry <= Carry_wire;</pre>
                  end
                  `SUBU: begin
                      ALU_result <= SUBU_wire;
                      Carry <= Borrow wire;
                  end
                  `AND: begin
                      ALU result <= AND wire;
                      Carry <= 0; // No carry for And
                  end
                  `SRL: begin
                      ALU_result <= SRL_wire;
45
                      Carry <= 0; // No carry for Srl
                  end
                  default: begin
                      ALU_result <= 32'b0;
                      Carry <= 0;
                  end
             endcase
         end
         assign Zero = (ALU_result == 32'b0);
     endmodule
```

Line 30 ~ 51

Use conditional statement to decide which data should be output.

Line 54

Set Zero flag.

Complete ALU

```
module CompALU(
         input [31:0] Instruction,
         output [31:0] CompALU_data,
         output CompALU_zero,
         output CompALU_carry
40
         wire [31:0] Rs_data, Rt_data;
         RF Register_File(
             .Rs addr(Instruction[25:21]),
             .Rt_addr(Instruction[20:16]),
             .Rs_data(Rs_data),
             .Rt data(Rt data)
         ALU Arithmetic_Logic_Unit(
             .Src 1(Rs data),
             .Src_2(Rt_data),
             .Shamt(Instruction[10:6]),
             .Funct(Instruction[5:0]),
             .ALU_result(CompALU_data),
             .Zero(CompALU_zero),
             .Carry(CompALU_carry)
     endmodule
```

Line 42

Use wire to communicate between multiple components.

Line 43~50

Declare an RF instance with corresponding I/O.

Line 53~63

Declare an ALU instance with corresponding I/O.

Test Commands

Helper Program

Simple Compiler

```
table = {
    "addu": "001001",
    "subu": "001010",
    "and": "010001",
    "srl": "100010",
    "srl": "100000",
    "srl": "100000",
    "srl": "100000",
    "srl": "100000",
    "srl": "1
```

This program convert assembly to machine code.

Line 1~6

Machine code look-up table.

Line 8~28

Simple parser. Since target and shamt will not be used at the same time, I set them to be the same value.

```
with open("testbench/helper/program.txt", "r") as in_file, open(
    "testbench/tb_CompALU.in", "w"
    ) as out_file:
    while True:
        line = in_file.readline()
        if not line:
            break

command, destination, source, target = parse_command_R(line)
        machine_code = convert_R(command, destination, source, target)
    print(f"{line.rstrip():20s}: " + machine_code)
    out_file.write(machine_code + "\n")
```

Line 31~42

Procedure.

Verify Program

```
#define R_TYPE 0
#define I_TYPE 1
#define J_TYPE 2

using namespace std;

inline vector<string> split(string str, char delim)...

uint32_t registers[32];

void initRegisters()...

class Result...

class Result ...

result addu(vector<uint32_t> &dataR)...

Result addu(vector<uint32_t> &dataR)...

Result subu(vector<uint32_t> &dataR)...

Result srl(vector<uint32_t> &dataR)...

Result srl(vector<uint32_t> &dataR)...

result int result
```

This program get program from machine code and output from modelsim to verify ans.

Line 16~49

Utility function. There is no need for 2 functions to create a new file, so they're here.

Line 51~56

Wrapper for value, zero, and carry.

Line 58~93

Functions implemented in this homework.

Line 95~111

Instruction's type to value decomposer. For simplicity, all types return the same data type.

Line 114~122

Maps.

```
int main()
{
    initRegisters();
    vector
initRegisters();

vector
vector
vector
vector
initRegisters();

vector
vector
vector
vector
for (int i = 0; i < program.size(); i++)

{
    vector</pre>
vector
vector
vector
vector

for (int i = 0; i < program.size(); i++)

{
    vector</pre>
vector

for (int i = 0; i < program.size(); i++)

{
    vector</pre>
vector
vector
int type = cmd_type[line[0]];

int type = cmd_type[line[0]];

if (type == R_TYPE)

{
    vector
vector
vector

for

cout < "Expected: cast</pre>
vector
vector
vector
vector
if (result.value != static_cast
vintage = cast
vector
vector
if (result.value != static_cast
cout
vector
vector
vector
vector
vector
vector
for

vector
vector
vector
vector
vertor
vector
vector
vertor
vector
vertor
vector
vertor
verto
```

Line 48~84

Verify.

Test Commands

```
testbench > compiler > ≡ program.txt > 🗅 data
      srl $0, $6, 0
      srl $0, $6, 1
      srl $0, $6, 2
    and $0, $0, $0
      and $0, $1, $2
      and $0, $2, $3
      and $0, $3, $4
      and $0, $1, $5
     and $0, $0, $0
    subu $0, $1, $2
     subu $0, $2, $3
    subu $0, $3, $4
    subu $0, $1, $5
    and $0, $0, $0
    addu $0, $1, $2
      addu $0, $2, $3
      addu $0, $3, $4
      addu $0, $1, $5
```

#Note: it's colored because I have csv extension.

Line 4, 9, 14

"and \$0, \$0, \$0" is to zero the output acting as separator.

Line 1~3

Tests for srl.

Line 5~8

Tests for and.

Line 10~13

Tests for subu. Including both having borrow or not.

Line 15~18


Tests for addu. Including both overflowing or not.

```
000000 00110 00000 00000 00000 100010
  1
      000000 00110 00001 00000 00001 100010
      000000 00110 00010 00000 00010 100010
      000000 00000 00000 00000 00000 010001
      000000 00001 00010 00000 00010 010001
      000000 00010 00011 00000 00011 010001
      000000 00011 00100 00000 00100 010001
      000000_00001_00101_00000_00101_010001
      000000 00000 00000 00000 00000 010001
      000000 00001 00010 00000 00010 001010
 11
      000000 00010 00011 00000 00011 001010
 12
      000000 00011 00100 00000 00100 001010
      000000 00001 00101 00000 00101 001010
      000000 00000 00000 00000 00000 010001
      000000 00001 00010 00000 00010 001001
      000000_00010_00011_00000_00011_001001
      000000 00011 00100 00000 00100 001001
      000000 00001 00101 00000 00101 001001
```

Corresponding machine code.

Test Results

RF




Rs_addr: 0x01 = 1₁₀, Rs_data: 0x000001

Rt_addr: 0x1e = 30₁₀, Rt_data: 0x7f7f7f7f

Initial register data is in ./testbench/RF.dat

ALU



Funct = 100010 in this hw means srl

Shift right logically perform on Src_1 by Shamt bits: $0b11 >> 1 = 0b01 = 1_{10}$.

CmpALU

Tests for srl



#Note and \$0, \$0, \$0 in machine code is 0x00000011. It's acted as sperator.

 $srl $0, $6, 0: 0x0101_0101 >> 0x0 = 0x0101_0101 (equivalent as $6 / 2^0)$

 $srl $0, $6, 1: 0x0101_0101 >> 0x1 = 0x0080_8080 (equivalent as $6 / 2^1)$

 $srl $0, $6, 2: 0x0101_0101 >> 0x2 = 0x0040_4040 (equivalent as $6 / 2^2)$

Tests for and



and \$0, \$1, \$2: 0x0000_0001 & 0x0000_0001 = 0x0000_0001

and \$0, \$2, \$3: 0x0000_0001 & 0xFFFF_FFFF = 0x0000_0001

and \$0, \$3, \$4: 0xFFFF_FFFF & 0x7FFF_FFFF = 0x7FFF_FFFF

and \$0, \$1, \$5: 0x0000_0001 & 0x8000_0000 = 0x0000_0000

Tests for subu




subu \$0, \$1, \$2:0x0000_0001 - 0x0000_0001 = 0x0000_0000, Z = 1, C = 0

subu $$0, $2, $3:0x0000_0001 - 0xFFFF_FFFF = 0x0000_0002, Z = 0, C = 1$

subu \$0, \$3, \$4:0xFFFF_FFFF - 0x7FFF_FFFF = 0x8000_0000, Z = 0, C = 0

subu \$0, \$1, \$5:0x0000_0001 - 0x8000_0000 = 0x8000_0001, Z = 0, C = 1

Tests for addu



$$\label{eq:condition} \begin{split} & \text{addu $0,$1,$2:0x0000_0001 + 0x0000_0001 = 0x0000_0002} \\ & \text{addu $0,$2,$3:0x00000_0001 + 0xFFFF_FFFF = 0x0000_0000,} \qquad Z = 1, C = 1 \\ & \text{addu $0,$3,$4:0xFFFF_FFFF + 0x7FFF_FFFF = 0x7FFF_FFFE,} \qquad Z = 0, C = 1 \\ & \text{addu $0,$1,$5:0x8000_0000 + 0x00000_0001 = 0x8000_0001} \end{split}$$

Conclusion

This homework is to make students have more understand about the basic principles of MIPS.

By employing distinct modules to implement various functionalities, akin to the top-down design method prevalent in programming. Breaking down the complex architecture into smaller, manageable structures enable students to tackle problems step by step.

Through the process, students not only gain insight into MIPS but also develop essential skills in modular design and problem-solving.