台科大

PA3

30 頁真的寫不完



Part	11	
	Adder1	
	Description1	
	IO1	
	Explanation2	
	ALU_Control2	
	Description2	
	102	
	Explanation2	
	ALU2	
	Description2	
	IO2	
	Explanation3	
	Control3	
	Description3	
	IO3	
	Explanation4	
	DM4	Part
	Description4	
	IO4	Part
	Explanation4	
	EX_MEM5	
	Description5	
	IO5	
	Explanation5	
	GPRMUX6	
	Description6	
	IO6	Part
	Explanation6	
	ID_EX6	Part
	Description6	
	IO6	
	Explanation7	Part
	IF_ID8	
	Description8	
	IO8	Simu
	Explanation8	
	IM 8	

Description	8
10	8
Explanation	8
MEM_WB	8
Description	8
10	8
Explanation	9
R_PipelineCPU	9
Description	10
IO	10
Explanation	10
RegMUX	11
Description	11
IO	11
Explanation	11
RF	11
Description	11
IO	11
Explanation	11
Part 2	12
Changes	12
Part 3	12
Changes	12
New modules	
FinalCPU	12
Forwarding_Unit	14
HD_Unit	15
Stall_MUX	15
TMUX	
Part 1 Test Program	16
RF	
Part 2 Test Program	
DM	
RF	
Part 3 Test Program	
DM	
RF	
Simulation Result	
Timing	17

Utilization 17

Power17	,
---------	---

Part 1

Adder

```
module Adder(
// Outputs
output [31:0] OutputAddr,
// Inputs
input [31:0] InputAddr,
input [31:0] Offset

// );

assign OutputAddr = InputAddr + Offset;
endmodule
```

Description

The purpose of the Adder module is to compute the sum of two 32-bit input values, InputAddr and Offset, and provide the result as a 32-bit output value, OutputAddr.

10

Inputs:

•		
Port	Width	Description
InputAddr	31	Original pc
	bits	addr.
Offset	31	How many to
	bits	be added.

Outputs:

Port	Width	Description
OutputAddr	31	New pc
	bits	addr.

line 9

Using assign statement to perform a continuous addition of the inputs in.

ALU_Control

```
define ADDU 6'b001011
define SUBU 6'b001101
module ALU_Control(
   output reg [5:0] funct,
    input [5:0] funct_ctrl
   always @(*) begin
           2'b00: funct = 6'b001001;
            2'b01: funct = 6'b001010;
           2'b10: begin
               case(funct ctrl)
                    `ADDU: funct = 6'b001001:
                    `SUBU: funct = 6'b001010;
                    `SLL: funct = 6'b100001;
                   default: funct = 6'b0000000;
           2'b11: funct = 6'b101010;
            default: funct = 6'b000000;
```

Description

Generates a function code (funct)
based on the ALU operation code
(ALU_op) and a function control code
(funct_ctrl).

10

Input:

Port	Width	Description
ALU_op	2 bits	ALU operation
		code that

		determines the type of operation.
funct_ctrl	6 bits	Function control code used for specific operations when ALU_op is 2'b10.

Outputs:

Port	Width	Description
funct	6 bits	Function code
		output used to
		control the ALU
		operation.

Explanation

- When ALU_op is 2'b00, funct is set to 6'b001001.
- When ALU_op is 2'b01, funct is set to 6'b001010.
- When ALU_op is 2'b11, funct is set to 6'b101010.
- When ALU_op is 2'b10
 - ADDU: funct is set to 6'b001001.
 - SUBU: funct is set to 6'b001010.
 - SLL: funct is set to 6'b100001.
 - SLLV: funct is set to 6'b110101.
 - For any other funct_ctrl value, funct defaults to 6'b000000.

ALU

Description

Performs arithmetic and logical operations based on the function code (funct).

10

Inputs:

Port	Width	Description
data1	32	First operand
	bits	for the ALU
		operation.
data2	32	Second
	bits	operand for the
		ALU operation
		or shift amount
		in SLLV.
shamt	5 bits	Shift amount

		for the shift left logical (SLL) operation.
funct	6 bits	Function code that determines the specific ALU operation to perform.

Outputs:

Port	Width	Description
ALU_result	32	Result of the
	bits	ALU
		operation.

Explanation

Line 19~23

Using wire to get all result at the same time

Line 25~33

Put the value to ALU_result designated by funct.

Control

```
define R_TYPE 6'b000000
define SUBIU 6'b001101
define SW 6'b010000
define LW 6'b010001
define SLTI 6'b101010
   output reg RegDst,
   output reg RegWrite,
   output reg [1:0] ALU_op,
   output reg ALU_src,
   output reg Mem_w,
   output reg Mem_r,
   output reg Mem_to_Reg,
   input [5:0] opcode
   always @(*) begin
       case(opcode)
             `R_TYPE: begin
                RegDst <= 1'b1;</pre>
                RegWrite <= 1'b1;
                ALU_op <= 2'b10;
                ALU src <= 1'b0;
                Mem_w <= 1'b0;
                Mem_r <= 1'b0;
                Mem_to_Reg <= 1'b0;</pre>
                RegDst <= 1'b0;</pre>
                RegWrite <= 1'b1;</pre>
                ALU_op <= 2'b01;
                ALU_src <= 1'b1;
                Mem w <= 1'b0;
                Mem_r <= 1'b0;
                Mem_to_Reg <= 1'b0;</pre>
                RegDst <= 1'b0;</pre>
                RegWrite <= 1'b0;
                ALU_op <= 2'b00;
                ALU_src <= 1'b1;
                Mem_w <= 1'b1;
                Mem_r <= 1'b0;
                Mem_to_Reg <= 1'b0;</pre>
             `LW: begin
                RegDst <= 1'b0;</pre>
                RegWrite <= 1'b1;</pre>
                ALU_op <= 2'b00;
                ALU_src <= 1'b1;
                Mem_w <= 1'b0;
                Mem_r <= 1'b1;
                Mem_to_Reg <= 1'b1;</pre>
```

```
SLTI: begin
RegDst <= 1'b0;
RegWrite <= 1'b1;
ALU_op <= 2'b11;
ALU_src <= 1'b1;
ALU_src <= 1'b0;
Mem_w <= 1'b0;
Mem_r <= 1'b0;
Mem_to_Reg <= 1'b0;
end
Grade default: begin
RegDst <= 1'b0;
RegWrite <= 1'b0;
ALU_op <= 2'b00;
ALU_op <= 2'b00;
ALU_op <= 2'b00;
Mem_w <= 1'b0;
Mem_w <= 1'b0;
Mem_w <= 1'b0;
Mem_w <= 1'b0;
Mem_to_Reg <= 1'b0;
Mem_to_Re
```

Description

Generates control signals based on the opcode of an instruction.

10

Inputs:

Port	Width	Description
opcode	6 bits	Opcode of
		the
		instruction
		to be
		decoded.

Outputs:

Port	Widt	Descriptio
	h	n
RegDst	1 bit	Determine
		s the
		destination
		register for
		the write
		operation.
RegWrite	1 bit	Enables

		writing to
		the
		register
		file.
ALU_op	2 bits	Selects the
		ALU
		operation
		to be
		performed.
ALU_src	1 bit	Selects the
		second
		operand
		for the
		ALU.
Mem_w	1 bit	Enables
		writing to
		memory.
Mem_r	1 bit	Enables
		reading
		from
		memory.
Mem_to_Re	1 bit	Selects the
g		data
		source for
		writing to
		the
		register
		file.

uses an **always @(*)** block to generate control signals based on the input **opcode**.

DM

```
define DATA_MEM_SIZE 128 // Bytes

define DATA_MEM_BYTES

define DATA_MEM_SIZE 128 // Bytes

define DATA_MEM_SIZE 128 // Bytes

define DATA_MEM_BYTES

define DATA_MEM_BYTES

define DATA_MEM_SIZE 128 // Bytes

define DATA_MEM_BYTES

define DATA_MEM_BYTE
```

Description

Simulate a data memory component that allows reading from and writing to memory locations.

Not used in R type.

10

Inputs:

Port	Widt	Description
	h	
Mem_addr	32	Address from
	bits	which to read
		or write data.
Mem_w_d	32	Data to be
ata	bits	written to the
		memory.
Mem_w	1 bit	Write enable
		signal; when
		high, data is
		written to
		memory.

Mem_r	1 bit	Read enable
		signal. Not
		used in this
		implementati
		on
clk	1 bit	Clock signal.
		Not used in
		this
		implementati
		on.

Outputs:

Port	Widt	Descriptio
	h	n
Mem_r_dat	32	Data read
а	bits	from the
		memory.

Explanation

Using **always @(*)** block ensures that writing occurs whenever **Mem_w** is high.

Using **assign** statement continuously updates **Mem_r_data** based on the current memory contents at the specified address.

EX_MEM

```
module EX_MEM (
    output reg [31:0] ALU_result_out,
   output reg [31:0] Rt_data_out,
   output reg [4:0] RdAddr_out,
   output reg MemW_out,
   output reg MemR_out,
   output reg Mem2Reg_out,
   output reg RegWrite_out,
   input [31:0] ALU_result,
   input [31:0] Rt_data,
   input [4:0] RdAddr,
    input MemW,
   input MemR,
    input Mem2Reg,
    input RegWrite,
   always @(negedge clk) begin
    ALU_result_out <= ALU_result;
Rt_data_out <= Rt_data;</pre>
     RdAddr_out <= RdAddr;
MemW_out <= MemW;
MemR_out <= MemR;
      Mem2Reg_out <= Mem2Reg;</pre>
        RegWrite_out <= RegWrite;</pre>
```

Description

Stores the outputs from the execution stage and passes them to the memory stage in a pipelined processor.

Ю

Inputs:

Port	Width	Description
ALU_result	32	Result of the
	bits	ALU
		operation
		from the
		execution
		stage.

Rt_data	32	Data from
	bits	register Rt
		from the
		execution
		stage.
RdAddr	5 bits	Register
		destination
		address from
		the
		execution
		stage.
MemW	1 bit	Signal
		indicating
		memory
		write
		operation.
MemR	1 bit	Signal
		indicating
		memory read
		operation.
Mem2Reg	1 bit	Signal
		indicating
		whether
		memory data
		should be
		written back
		to a register.
RegWrite	1 bit	Signal
		enabling
		register write
		operation.
clk	1 bit	Clock signal.

Outputs:

Port	Widt	Descriptio
	h	n
ALU_result_o	32	Result of
ut	bits	the ALU
		operation.
Rt_data_out	32	Data from

	bits	register
		Rt.
RdAddr_out	5 bits	Register
		destinatio
		n address
		for write-
		back.
MemW_out	1 bit	Signal
		indicating
		memory
		write
		operation.
MemR_out	1 bit	Signal
		indicating
		memory
		read
		operation.
Mem2Reg_ou	1 bit	Signal
t		indicating
		whether
		memory
		data is
		written
		back to a
		register.
RegWrite_out	1 bit	Signal
		enabling
		register
		write
		operation.

Explanation

Use registers to store the results and control signals from the EX stage on the falling edge of the clock.

GPRMUX

Description

2-to-1 multiplexer that selects one of two 32-bit input data signals based on a control signal.

Ю

Inputs:

Width	Description
32	First input data.
bits	
32	Second input data.
bits	
1 bit	Control signal to
	select between src1
	and src2.
	32 bits 32 bits

Outputs:

Port	Width	Description
data	32	Selected output
	bits	data based on
		control signal.

Explanation

 When ctrl is 0, the output data is equal to src1. When ctrl is 1, the output data is equal to src2.

ID_EX

```
module ID_EX (
   output reg RegDst_out,
    output reg RegWrite_out,
   output reg [1:0] ALU_op_out,
   output reg ALU_src_out,
   output reg Mem_w_out,
    output reg Mem_r_out,
   output reg Mem_to_Reg_out,
   output reg [31:0] rs_out,
    output reg [31:0] rt_out,
    output reg [4:0] rt_addr_out,
    output reg [4:0] rd_addr_out,
    output reg [31:0] imm_out,
    input RegDst,
    input RegWrite,
    input [1:0] ALU_op,
    input ALU_src,
    input Mem_w,
    input Mem_r,
    input Mem_to_Reg,
    input [31:0] rt,
    input [4:0] rt_addr,
    input [4:0] rd_addr,
    input [31:0] imm,
    always @(negedge clk) begin
       rs_out <= rs;
        rt_out <= rt;
        rt_addr_out <= rt_addr;
        rd_addr_out <= rd_addr;
        imm_out <= imm;</pre>
        RegDst_out <= RegDst;</pre>
        RegWrite_out <= RegWrite;</pre>
        ALU_op_out <= ALU_op;
        ALU_src_out <= ALU_src;
        Mem_w_out <= Mem_w;</pre>
        Mem_r_out <= Mem_r;</pre>
        Mem_to_Reg_out <= Mem_to_Reg;</pre>
```

Description

Stores intermediate values and control signals between the Instruction Decode (ID) stage and the Execution (EX) stage.

10

Inputs:

Port	Widt	Descriptio
	h	n
RegDst	1 bit	Control
		signal
		selecting
		the
		destination
RegWrite	1 bit	Control
		signal
		enabling
		the
		register
		write
		operation.
ALU_op	2 bits	Control
		signals for
		ALU
		operation
		type.
ALU_src	1 bit	Control
		signal
		selecting
		the ALU
		source
		operand.
Mem_w	1 bit	Control
		signal
		enabling
		memory
		write
		operation.
Mem_r	1 bit	Control
		signal
		enabling
		memory
		read

		operation.
Mem_to_Re	1 bit	Control
g		signal for
		selecting
		data
		source to
		write back
		to the
		register.
rs	32	Data from
	bits	source
		register rs .
rt	32	Data from
	bits	source
		register rt .
rt_addr	5 bits	Address of
		the rt
		register.
rd_addr	5 bits	Address of
		the rd
		register.
imm	32	Immediate
	bits	value.
clk	1 bit	Clock
		signal.
Outputs:		

Port	Widt	Descripti
	h	on
RegDst_out	1 bit	Output
		control
		signal
		selecting
		the
		desinatio
		n.
RegWrite_out	1 bit	Output
		control
		signal
		enabling
		signal

		the
		register
		write
		operation
ALU_op_out	2	Output
	bits	control
		signals
		for ALU
		operation
		type.
ALU_src_out	1 bit	Output
		control
		signal
		selecting
		the ALU
		source
		operand.
Mem_w_out	1 bit	Output
		control
		signal
		enabling
		memory
		write
		operation
		•
Mem_r_out	1 bit	Output
		control
		signal
		enabling
		memory
		read
		operation
		•
Mem_to_Reg_	1 bit	Output
out		control
		signal for
		selecting
		data

source to

		write
		back to
		the
		register.
rs_out	32	Output
	bits	data from
		source
		register
		rs.
rt_out	32	Output
	bits	data from
		source
		register
		rt.
rt_addr_out	5	rt. Output
rt_addr_out	5 bits	
rt_addr_out	_	Output
rt_addr_out	_	Output address
rt_addr_out rd_addr_out	_	Output address of the rt
	bits	Output address of the rt register.
	bits 5	Output address of the rt register. Output
	bits 5	Output address of the rt register. Output address
	bits 5	Output address of the rt register. Output address of the rd
rd_addr_out	bits 5 bits	Output address of the rt register. Output address of the rd register.

Explanation

On the falling edge of the clock, the module transfers the input data and control signals to their respective output ports.

IF_ID

Description

Captures and holds the instruction fetched from the instruction memory in the Instruction Fetch (IF) stage.

Ю

Inputs:

Port	Width	Description
instr	32	Input instruction
	bits	from the
		instruction
		memory.
clk	1 bit	Clock signal.

Outputs:

Port	Width	Description
instr_out	32	Output
	bits	instruction to
		be sent to the

	ID stage.

Explanation

Captures the **instr** input on the falling edge of the clock and updates the **instr_out** output with this value.
Using init reg to manually deal with **WRONG** input for the specific case in this PA.

IM

	• •
•	••
29	`define INSTR_MEM_SIZE 128 // Bytes
30	
31	
32	
33	
34	
35	
36	
37	output [31:0] Instruction,
38	
39	input [31:0] InputAddr
40	
42	
43	* Declaration of instruction memory.
44	* CAUTION: DON'T MODIFY THE NAME AND SIZE.
45	
46	reg [7:0]InstrMem[0: INSTR MEM SIZE - 1];
47	
48	
49	assign Instruction = {InstrMem[InputAddr[6:0]], InstrMem[InputAddr[6:0] + 1],
50	<pre>InstrMem[InputAddr[6:0] + 2], InstrMem[InputAddr[6:0] + 3]);</pre>
51	
52	

Description

Fetches 32-bit instructions from memory based on a given input address.

10

Inputs:

Port	Width	Description
InputAddr	32	Input address
	bits	used to fetch
		the
		instruction
		from
		memory.

Outputs:

Port	Width	Description
Instruction	32	Output
	bits	instruction
		fetched from
		memory.

Explanation

Concatenates four bytes from the memory array (big endian) to form a 32-bit instruction.

MEM_WB

```
module MEM_WB (
    output reg [31:0] ALUResult_out,
    output reg [31:0] Mem_r_data_out,
    output reg [4:0] RdAddr_out,
    output reg Mem2Reg_out,
    output reg RegWrite_out,
    input [31:0] ALUResult,
    input [31:0] Mem_r_data,
    input [4:0] RdAddr,
    input Mem2Reg,
    input RegWrite,
    always @(negedge clk) begin
        ALUResult_out <= ALUResult;
        Mem_r_data_out <= Mem_r_data;</pre>
        RdAddr_out <= RdAddr;
        Mem2Reg_out <= Mem2Reg;</pre>
        RegWrite_out <= RegWrite;</pre>
```

Description

Hold the data and control signals between the Memory (MEM) stage and the Write-Back (WB) stage.

10

Inputs:

Port	Widt	Descriptio
------	------	------------

	_	
	h	n
ALUResult	32	Input result
	bits	from the
		ALU.
Mem_r_dat	32	Input data
а	bits	read from
		memory.
RdAddr	5 bits	Input
		address of
		the
		destination
		register.
Mem2Reg	1 bit	Input
		control
		signal for
		memory to
		register
		write.
RegWrite	1 bit	Input
		control
		signal
		enabling
		the register
		write.
clk	1 bit	Clock
		signal.
0 1 - 1 -		

_						
ſ١	11	ıt	n		ıtı	s:
v	u	L	u	u	ıL.	э.

Port	Widt	Descripti
	h	on
ALUResult_out	32	Output
	bits	result
		from the
		ALU to be
		used in
		the WB
		stage.
Mem_r_data_	32	Output
out	bits	data read
		from

		memory
		to be
		used in
		the WB
		stage.
RdAddr_out	5 bits	Output
		address
		of the
		destinatio
		n register.
Mem2Reg_out	1 bit	Output
		control
		signal for
		memory
		to
		register
		write.
RegWrite_out	1 bit	Output
		control
		signal
		enabling
		the
		register
		write.

Holds the input values and control signals on the falling edge of the clock (negedge clk).

R_PipelineCPU

```
// sign extend imm
assign imm = { {16{instr_out[15]}}, instr_out[15:0] };
     .OutputAddr(Output_Addr),
      .InputAddr(Input_Addr),
     .Instruction(instr).
     .InputAddr(Input Addr)
     .instr_out(instr_out),
     .RtData(Rt data),
      .RsAddr(instr_out[25:21]),
     .RtAddr(instr_out[20:16]),
.RdAddr(RdAddr_MEM2WB_out),
      .RdData(Rd_data),
.RegWrite(RegWrite_MEM2WB_out),
     .RegDst(RegDst),
.RegWrite(RegWrite),
     .ALU op(ALU op),
      .Mem_w(MemW),
      .Mem to Reg(Mem2Reg).
      .opcode(instr_out[31:26])
     .RegDst_out(RegDst_out),
.RegWrite_out(RegWrite_ID2EX_out),
.ALU_op_out(ALU_op_out),
      .ALU_src_out(ALU_src_out),
.Mem_w_out(MemW_ID2EX_out),
.Mem_r_out(MemR_ID2EX_out),
      .Mem to Reg out(Mem2Reg ID2EX out).
     .rs_out(Rs_data_out),
.rt_out(Rt_data_ID2EX_out),
      .rt_addr_out(RtAddr_ID2EX_out),
.rd_addr_out(RdAddr_ID2EX_out),
      .RegWrite(RegWrite).
      .ALU src(ALU src),
      .Mem_r(MemR),
.Mem_to_Reg(Mem2Reg),
      .rs(Rs data).
     .rt_addr(instr_out[20:16]),
.rd_addr(instr_out[15:11]),
      .RegDst(RdAddr_EX),
      .Rd(RdAddr ID2EX out)
      .RegDst_ctrl(RegDst_out)
```

```
.data(ALU src2).
     .src1(Rt_data_ID2EX_out),
     .src2(imm_out),
.ctrl(ALU_src_out)
     .ALU_op(ALU_op_out),
.funct_ctrl(imm_out[5:0])
     .data1(Rs_data_out),
.data2(ALU_src2),
      .shamt(imm_out[10:6]),
      .funct(funct)
     .ALU_result_out(ALUResult_EX2MEM_out),
      .Rt_data_out(Rt_data_EX2MEM_out),
     .RdAddr_out(RdAddr_EX2MEM_out),
.MemW_out(MemW_EX2MEM_out),
.MemR_out(MemR_EX2MEM_out),
      .Mem2Reg_out(Mem2Reg_EX2MEM_out),
      .RegWrite_out(RegWrite_EX2MEM_out),
     .RdAddr(RdAddr_EX),
.MemW(MemW_ID2EX_out),
.MemR(MemR_ID2EX_out),
      .Mem2Reg(Mem2Reg_ID2EX_out),
      .RegWrite(RegWrite_ID2EX_out),
// MEM stage
DM Data_Memory(
      .Mem_r_data(Mem_r_data),
      .Mem_addr(ALUResult_EX2MEM_out),
      .Mem_w_data(Rt_data_EX2MEM_out),
     .Mem_w(MemW_EX2MEM_out),
.Mem_r(MemR_EX2MEM_out),
     .clk(clk)
// MEM2WB stage
     .ALUResult_out(ALUResult_MEM2WB_out),
.Mem_r_data_out(Mem_r_data_MEM2WB_out),
     .RdAddr_out(RdAddr_MEM2WB_out),
      .Mem2Reg_out(Mem2Reg_MEM2WB_out),
      .RegWrite out(RegWrite MEM2WB out),
      .ALUResult(ALUResult_EX2MEM_out),
     .Mem_r_data(Mem_r_data),
.RdAddr(RdAddr_EX2MEM_out),
      .Mem2Reg(Mem2Reg_EX2MEM_out),
      .RegWrite(RegWrite_EX2MEM_out),
      .clk(clk)
     .data(Rd_data),
     .src1(ALUResult_MEM2WB_out),
     .src2(Mem r data MEM2WB out),
     .ctrl(Mem2Reg_MEM2WB_out)
```

Description

A pipelined CPU architecture with five pipeline stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), and Write-Back (WB)

10

Inputs:

Port	Width	Description
Input_Addr	32	PC
clk	1	Clock signal

Outputs:

Port	Widt	Descriptio
	h	n
Output_Add	32	PC + 4
r		

Explanation

Line 36~77

Wires that connecting the components. They are sorted by their corresponding stage.

Line 78~

Components' instances. They are mostly sorted by their corresponding stage.
Each pipeline stage has its corresponding registers (IF_ID, ID_EX, EX_MEM, MEM_WB) to store intermediate results and control signals between pipeline stages.

RegMUX

Description

For selecting the destination register address.

Ю

Inputs:

Port	Width	Description
Rt	5 bits	Input
		register
		address
		representing
		the source
		register.
Rd	5 bits	Input
		register
		address
		representing
		the
		destination
		register.
RegDst_ctrl	1 bit	Input control
		signal for
		selecting the
		destination
		register.

Outputs:

Port	Width	Description
RegDst	5 bits	Output selected
		register address.

Explanation

Using RegDst_ctrl to selects either the source register address (Rt) or the destination register address (Rd) as the output.

RF

Description

Register file.

10

Inputs:

Port	Width	Description
RsAddr	5 bits	Input address

		for reading
		data from the
		register file
		(RsData).
RtAddr	5 bits	Input address
		for reading
		data from the
		register file
		(RtData).
RdAddr	5 bits	Input address
		for writing
		data to the
		register file.
RdData	32	Input data to
	bits	be written to
		the register
		specified by
		RdAddr.
RegWrite	1 bit	Input control
		signal for
		enabling
		register write.
clk	1 bit	Clock signal.
O 1 - 1 -		

Outputs:

Port	Width	Description
RsData	32	Output data
	bits	from the register
		specified by
		RsAddr.
RtData	32	Output data
	bits	from the register
		specified by
		RtAddr.

Explanation

- Constantly read data
- Write only when RegWrite is asserted and clk is deasserted.

Part 2

Changes

It's the same as Part 1. Except "R_PipelineCPU" is renamed to "I PipelineCPU."

Part 3

Changes

1.

2.

- Rename "GPRMUX" to "DMUX" which stands for double sources mux.
- Rename RegMUX's input addresses as addr1 and addr2 respectively for more accurate discription.
- "ID_EX" add rs_addr as input and rs_addr_out as output for detecting data hazard.

New modules

FinalCPU

```
.ctrl(stall_ctrl),
         .Mem_Read(MemR_ID2EX_out),
         .RtAddr_EX(RtAddr_ID2EX_out),
         .RsAddr_ID(RsAddr_ID),
         .RtAddr_ID(RtAddr_ID_C)
         .RegDst(RegDst_C),
         .RegWrite(RegWrite_C),
         .ALU_op(ALU_op_C),
         .ALU src(ALU src C),
         .Mem_w(MemW_C),
         .Mem_r(MemR_C),
         .Mem_to_Reg(Mem2Reg_C),
         .opcode(instr_out[31:26])
     Stall_MUX Stall_MUX_Control(
         .RegDst_out(RegDst),
         .RegWrite_out(RegWrite),
         .ALU_op_out(ALU_op),
         .ALU_src_out(ALU_src),
         .Mem_w_out(MemW),
         .Mem_r_out(MemR),
         .Mem_to_Reg_out(Mem2Reg),
         .RegDst(RegDst_C),
         .RegWrite(RegWrite_C),
         .ALU_op(ALU_op_C),
         .ALU_src(ALU_src_C),
         .Mem_w(MemW_C),
         .Mem_r(MemR_C),
         .Mem_to_Reg(Mem2Reg_C),
         .stall_ctrl(stall_ctrl)
     RegMUX Stall_MUX_Rt(
         .RegDst(RtAddr_ID),
         .addr1(RtAddr_ID_C),
         .addr2(5'b00000),
         .RegDst_ctrl(stall_ctrl)
     RegMUX Stall_MUX_Rd(
         .RegDst(RdAddr_ID),
         .addr1(RdAddr_ID_C),
         .addr2(5'b00000),
         .RegDst_ctrl(stall_ctrl)
```

```
.RegDst_out(RegDst_out),
    .RegWrite_out(RegWrite_ID2EX_out),
    .ALU_op_out(ALU_op_out),
    .Mem_w_out(MemW_ID2EX_out),
    .Mem_r_out(MemR_ID2EX_out),
    .Mem_to_Reg_out(Mem2Reg_ID2EX_out),
    .rs_out(Rs_data_out),
    .rt_out(Rt_data_ID2EX_out),
    .rs_addr_out(RsAddr_ID2EX_out),
    .rt_addr_out(RtAddr_ID2EX_out),
    .rd_addr_out(RdAddr_ID2EX_out),
    .imm_out(imm_out),
    .RegDst(RegDst),
    .RegWrite(RegWrite),
    .ALU_op(ALU_op),
    .ALU_src(ALU_src),
    .Mem_w(MemW),
    .Mem_r(MemR),
    .Mem_to_Reg(Mem2Reg),
    .rs(Rs_data),
    .rt(Rt_data),
    .rs_addr(RsAddr_ID),
    .rt_addr(RtAddr_ID),
    .rd_addr(RdAddr_ID),
    .imm(imm),
    .clk(clk)
    .RegDst(RdAddr_EX),
    .addr1(RtAddr_ID2EX_out),
    .addr2(RdAddr_ID2EX_out),
    .RegDst_ctrl(RegDst_out)
    .Forwarding_A_ctrl(Forwarding_A_ctrl),
    . Forwarding\_B\_ctrl(Forwarding\_B\_ctrl),\\
    .RsAddr_ID2EX(RsAddr_ID2EX_out),
    .RtAddr_ID2EX(RtAddr_ID2EX_out),
    .RdAddr_EX2MEM(RdAddr_EX2MEM_out),
    .RdAddr_MEM2WB(RdAddr_MEM2WB_out),
    .RegWrite_EX2MEM(RegWrite_EX2MEM_out),
    .RegWrite_MEM2WB(RegWrite_MEM2WB_out)
TMUX Forwarding_A(
    .data(Forwarding_A_data),
    .src2(WB_data),
    .src3(ALUResult_EX2MEM_out),
    .ctrl(Forwarding_A_ctrl)
    .data(Forwarding_B_data),
    .src1(Rt_data_ID2EX_out),
    .src2(WB_data),
    .src3(ALUResult_EX2MEM_out),
    .ctrl(Forwarding_B_ctrl)
```

```
.data(ALU_src2),
.src1(Forwarding_B_data),
.src2(imm out).
.ctrl(ALU_src_out)
.ALU_op(ALU_op_out),
.funct_ctrl(imm_out[5:0])
.ALU_result(ALU_result),
.data1(Forwarding_A_data),
.data2(ALU_src2),
.shamt(imm_out[10:6]),
.funct(funct)
.ALU_result_out(ALUResult_EX2MEM_out),
.Rt_data_out(Rt_data_EX2MEM_out),
.RdAddr_out(RdAddr_EX2MEM_out),
.MemW_out(MemW_EX2MEM_out),
.MemR_out(MemR_EX2MEM_out),
.Mem2Reg_out(Mem2Reg_EX2MEM_out),
.RegWrite_out(RegWrite_EX2MEM_out),
.ALU_result(ALU_result),
.Rt_data(Forwarding_B_data),
.RdAddr(RdAddr_EX),
.MemW(MemW_ID2EX_out),
.MemR(MemR_ID2EX_out),
.Mem2Reg(Mem2Reg_ID2EX_out),
.RegWrite(RegWrite_ID2EX_out),
.Mem_r_data(Mem_r_data),
.Mem_addr(ALUResult_EX2MEM_out),
.Mem_w_data(Rt_data_EX2MEM_out),
.Mem_w(MemW_EX2MEM_out),
.Mem_r(MemR_EX2MEM_out),
.clk(clk)
```

Description

A pipelined CPU architecture with five pipeline stages: Instruction Fetch (IF), Instruction Decode (ID), Execute (EX), Memory (MEM), and Write-Back (WB)

Ю

Inputs:

I		
Port	Width	Description
Input_Addr	32	PC
clk	1	Clock signal

Outputs:

Port	Widt	Descriptio
	h	n
PC_Write	1	~stall
Output_Add	32	PC + 4
r		

Explanation

Line 37~85

Wires that connecting the components. They are sorted by their corresponding stage.

Components' instances. They are

Line 86~

stages.

mostly sorted by their corresponding stage.
Each pipeline stage has its corresponding registers (IF_ID, ID_EX, EX_MEM, MEM_WB) to store intermediate results and control signals between pipeline

Comparing to previous CPUs, this one uses data forwarding and stall to avoid data hazard.

Forwarding_Unit

Description

generates control signals
(Forwarding_A_ctrl and
Forwarding_B_ctrl) to indicate
whether to forward data from the
execution stage or memory stage to
the instruction EX stage.

10

Inputs:

Port	Wid	Descriptio
	th	n
RsAddr_ID2EX	5	Input
	bits	address of
		source
		register
		(Rs) in the
		instruction
		decode/ex
		ecute
		stage.
RtAddr_ID2EX	5	Input
	bits	address of
		target
		register
		(Rt) in the
		instruction
		decode/ex
		ecute
		stage.
RdAddr_EX2M	5	Input
EM	bits	address of
		destination
		register
		(Rd) in the
		execution
		stage.

	ı	
RdAddr_MEM	5	Input
2WB	bits	address of
		destination
		register
		(Rd) in the
		memory
		stage.
RegWrite_EX2	1 bit	Input
MEM		control
		signal
		indicating
		register
		write in
		the MEM
		stage.
RegWrite_ME	1 bit	Input
M2WB		control
		signal
		indicating
		register
		write in
		the WB
		stage.
Outputs:		

Outputs:

Port	Widt	Descripti
	h	on
Forwarding_A_	2	Output
ctrl	bits	control
		signal for
		forwardin
		g data to
		operand
		A in the
		instructio
		n EX
		stage.
Forwarding_B_	2	Output
ctrl	bits	control
		signal for
		forwardin

	g data to
	operand
	B in the
	instructio
	n EX
	stage.

Detects data hazards by comparing the destination register addresses.

- ID/EX: no forwarding, just from the register file (00)
- EX/MEM: forwarded data from the prior ALU results (10)
- MEM/WB: from data memory or an earlier ALU result (01)

HD_Unit

Description

Hazard Detection Unit identifies the hazard that cannot be solved by data forwarding.

Ю

Inputs:

Mem_Read	1 bit	Input signal
		indicating a
		memory
		read
		operation in
		the EX stage.
RtAddr_EX	5 bits	Input
		address of
		the target
		register (Rt)
		in the
		execution
		stage (EX).
RsAddr_ID	5 bits	Input
		address of
		the source
		register (Rs)
		in the
		instruction
		decode
		stage (ID).
RtAddr_ID	5 bits	Input
		address of
		the target
		register (Rt)
		in the
		instruction
		decode
		stage (ID).

Outputs:

Port	Width	Description
ctrl	1 bit	Output control
		signal indicating the
		presence of a
		hazard.

Explanation

Sets the control signal (ctrl) to indicate the presence of a hazard,

enabling stall operation.

Stall_MUX

Description

Control multiplexer outputs based on a stall control signal (stall_ctrl)

10

Inputs:

All outputs of Control

Outputs:

Control signals that have the same amount to Control's output.

Explanation

Utilizes **assign** statements to control the outputs of multiplexers based on the stall control signal (**stall_ctrl**). When a stall is required, all outputs are forced to a default state.

TMUX

Description

Triple MUX. Selecting among 3 sources.

Ю

Inputs:

Port	Width	Description
src1	32	Input data source 1.
	bits	
src2	32	Input data source 2.
	bits	
src3	32	Input data source 3.
	bits	
ctrl	2 bits	Control signal
		determining the
		selected input data
		source.

Outputs:

Port	Width	Description
data	32	Output data
	bits	resulting from the
		multiplexing
		operation.

Explanation

- ctrl == 0, select src1
- ctrl == 1, select src2

ctrl == 2, select src3

Part 1 Test

Program




- R[20]=R[30]+R[31]=FFFF_FF00+ FFFF_FFFF=FFFF_FEFF
- 2. R[21]=R[9]-R[8]=0000_FFFF-FFFF_0000=0001_FFFF
- R[22]=R[8]<<shamt=FFFF_0000<4=FFF0_0000
- 4. R[23]=R[30]<<R[2][4:0]=FFFF_FF 00<<02=FFFF_FC00

RF




Part 2 Test

Program




- 1. R[20]=R[0]-65516=0+0x14=0x14
- 2. R[0]=R[0]+R[0]=0+0=0, dummy op for avoiding data hazard.
- 3. R[0]=R[0]+R[0]=0+0=0
- 4. Mem[0+R[20]]=Mem[0x14]=\$20 =0x14
- 5. R[0]=R[0]+R[0]=0+0=0
- 6. R[0]=R[0]+R[0]=0+0=0
- R[21]=Mem[0+R[20]]=Mem[0x1
 4]=0x14
- 8. R[0]=R[0]+R[0]=0+0=0
- 9. R[0]=R[0]+R[0]=0+0=0
- 10. R[22]=(R[21]<21)?1:0=1

DM



RF



Part 3 Test

Program




- R[20]=R[0]-65516=0+0x14=0x14
- Mem[0+R[20]]=Mem[0x14]=\$20
 =0x14
- R[21]=Mem[0+R[20]]=Mem[0x1 4]=0x14
- 4. R[22]=(R[21]<21)?1:0=1

DM




RF




Simulation Result

Timing

Clock period = 6.375 ns



Utilization



Power

