PROJECT FUNCTION

SN	Function content
1	
2	
3	
4	
5	
6	
7	
8	
9	

PAGE	Content
1	Cover Page
2	Revision
3	Block Diagram (ROOT)
4	HI3518C
5	DDR FLASH
6	MISC
7	PHY
8	POW
9	CONNECTOR

PROJECT FILE

SN	FILE
1	HI3518C-BGA+OV9712_NVT_D04IP-MB_SCH
2	HI3518C-BGA+OV9712_NVT_D04IP-SEN_SCH
3	HI3518C-BGA+OV9712_NVT_D04IP-JCK_SCH

PIN		GPIO2_2
ADC_CH0CDS		GPIO2_3
		GPIO2_5
		GPIO5_1
GPIO0_0	IR_SW	GPIO5_2 (IR-CUT)
GPIO0_1	RESET	GPIO5_3 IR-CUT
GPIO0_2	GREEN_LED whith pow	
GPIO0_3	GREEN 2	
GPIO0_4	RED 2	
GPIO0_6	AU_SW	

NETVIEW

Title	HI3518+OV7912 FOR NVT			
Size A3	Document Number D04IP-MB	Department R&D	Designer Stone Feng	Rev I
Date: Monday, January 19, 2015		Sheet 1 of 9		

Revision

Date	Rev	Description/Change List	Page
13.09.10		Buck regulator change to MP2122;	8
13.09.11		Remove C804、R809、R814;	8
13.09.11	B	Switch EN1 and EN2 in MP2122;	8
13.09.12		Add 0 ohm resistor for rj45.	8
13.09.13		Add LED for state indicate;	
13.09.30	C	Change the pin sequenct of crystal oscillator to fit for befor, X402;	8
13.12.26		DGND of ov9712 change to GND;	9
14.01.01		Switch SDA and SCL;	3
		switch RXD and TXD in CON401 to match B14IP;	4
14.01.09		C904 C905 change to 2.2uF to reduce noise;	9
		Change value and footprint of some part to reduce kind;	
		Add push hight resister R649 and one through resister for TF card power;	6
14.01.09		Add R409/470K to AC_VREF to match factory schematic;	4
		Add net DDR_CS_N and R456 to match factory schematic;	4,5
14.02.09	D	Updata base on D01IPC, reference to D04IPC;	
14.02.21		Add AGND for audio model for hi3518c;	4
		Add low pass filter for audio;	4
14.04.01	E	remove audio jack in jack board;	
		move IR function to jack board;	
		remove mic amplify;	
		R622 change to 1.2K for sensitivity of MIC;	
14.05.19	F	R637 change to 0R, R638 change to 0.1uF;	6
		R901~R906 change to 0R;	9
		R632 change to NC;	6
		R420 change to NC , R421 change to 4.7K	4
		U601 change to NC;	6
		change all the audio part reference ;	6
		WIFI connector to to page 9;	9
		R651 R652 change to R822 R821	6,9
		+1V5 power cover change from LDO to DC/DC for hot ;	8
		Remove some 10uF capacitor;	
14.05.27		Add WIFI model WG208-DA-001, add antenna MW2412	8
		remove connector for PHY;	

Date	Rev	Description/Change List	Page
14.06.04	F	remove WIFI connector and VCC_WIFI power switch;	8, 9
14.11.30	H	remove two on board WIFI module, add one WIFI connector for RT3070 WIFI module	
		remove AMP for CDS	
		remove AT88SC0104	
15.01.04	I	change power cover IC to BS3406A and MP2122	
		audio amplifier add one switch pin	
15.01.20		DC/DC input add two capacitor C807 C815	
		UART0 add two resistor to reduce noise to audio.	

Title: HI3518+OV7912 FOR NVT			
Size: A3	Document Number: D04IP-MB	Department: R&D	Designer: Stone Feng
Date: Monday, January 19, 2015	Sheet 2 of 9		


DDR Flash
HI3518C
PHYSICAL
CONNECTOR
MSIC
POWER
05 - DDR Flash
04 - HI3518C
07 - PHYSICAL
09 - CONNECTOR
06 - MISC
08 - POWER
SD CARD
STATE LED
RESET
USB
CDS
AUDIO
IR SWITCH
IR CUT
NETVIEW
Title
HI3518+OV7912 FOR NVT
Size
A3
Document Number
D04IP-MB
Department
R&D
Designer
Stone Feng
Rev
Date:
Monday, January 19, 2015
Sheet
3
of
9


EPHY_CLK/VOU1120_DATA2
MII_RXCK/VOU1120_CLK
MII_RXD0/VOU1120_DATA12
MII_RXD1/VOU1120_DATA8
MII_RXD2/VOU1120_DATA11
MII_RXD3/VOU1120_DATA15
MII_RXDV/VOU1120_DATA1
MII_TXCK/VOU1120_DATA7
MII_TXD0/VOU1120_DATA4
MII_TXD1/VOU1120_DATA0
MII_TXD2/VOU1120_DATA13
MII_TXD3/VOU1120_DATA3
MII_TXEN/VOU1120_DATA5
MII_CRS/VOU1120_DATA10
MII_COL/VOU1120_DATA9
MDCK/VOU1120_DATA6/BOOT_SEL
MDIO/VOU1120_DATA14
SFC_CLK/SFC_ADDR_MODE
SFC_CSN
SFC_WP_IO2
SFC_HOLD_IO3
SFC_DO_IO0
SFC_DI_IO1
SENSOR_CLK
VIU_CLK
VIU_VS
VIU_HS
VIU_DAT[0..9]
GPIO5_2
GPIO5_3
ETH_RSTN
IIC_SCL
IIC_SDA
SAR_ADC_CH0
DDR_RESET_N
DDR_A[0..12]
DDR_BA[0..2]
DDR_CLK0_N
DDR_CLK0_P
DDR_CAS_N
DDR_RAS_N
DDR_WE_N
DDR_CKE
DDR_ODT
U401C
XIN_24M
XOUT_24M
GPIO0_0
GPIO0_1
GPIO0_2
GPIO0_3
GPIO0_4
JTAG_EN
TEST_MODE
AVDD12_PLL
AVDD33_PLL
AVSS_PLL
XIN_RTC
XOUT_RTC
AVDD_BAT
AVDD33_RTC
AVDD_ADC
U401B
DDR_DQ0
DDR_DQ1
DDR_DQ2
DDR_DQ3
DDR_DQ4
DDR_DQ5
DDR_DQ6
DDR_DQ7
DDR_DQ8
DDR_DQ9
DDR_DQ10
DDR_DQ11
DDR_DQ12
DDR_DQ13
DDR_DQ14
DDR_DQ15
DDR_DM0
DDR_DM1
DDR_DQS0_N
DDR_DQS0_P
DDR_DQS1_N
DDR_DQS1_P
DDR_VREF_HI3518
SDIO_CARD_POWER_EN
SDIO_CCLK_OUT
SDIO_CARD_DETECT
SDIO_CCMD
SDIO_CDATA0
SDIO_CDATA1
SDIO_CDATA2
SDIO_CDATA3
USB_DM
USB_DP
AC_OUT
AC_MICL
AC_MICBIAS
DDR_DQ[0..15]
DDR_DM[0..1]
DDR_DQS0_N
DDR_DQS0_P
DDR_DQS1_N
DDR_DQS1_P
DDR_CS_N
GPIO0_0
GPIO0_1
GPIO0_2
GPIO0_3
GPIO0_4
+3V3
+1V5
+1V2
GND
AU_SW
U401D
SENSOR_CLK
VIU_CLK
VIU_VS
VIU_HS
VIU_DAT0
VIU_DAT1
VIU_DAT2
VIU_DAT3
VIU_DAT4
VIU_DAT5
VIU_DAT6
VIU_DAT7
VIU_DAT8
VIU_DAT9
IIC_SCL
IIC_SDA
UART0_RXD
UART0_TXD
GPIO5_2
GPIO5_3
ETH_RSTN
AU_SW
SAR_ADC_CH0
SDIO_CCLK_OUT
SDIO_CDATA0
SDIO_CDATA1
SDIO_CDATA2
SDIO_CDATA3
SDIO_CARD_POWER_EN
SDIO_CARD_DETECT
SDIO_CCMD
share 1.2V decouple CAP
AVDD33_USB
USB_DM
USB_DP
AVDD_AC
AVDD_ADC
AC_OUT
AC_MICL
AC_MICBIAS
NOTE:AC_LINEL use as AC_MIL
U401A
U401E
U401F
DDR_VREF_HI3518
CON401
NC/CON3_1.25mm_SIP_STAND
RB551V30
BT401
3V Li Battery BATT-A
FB401
FB402
FB403
FB404
FB405
FB406
X401
32.768KHz
X402
24MHz
NETVIEW
Title
HI3518+OV7912 FOR NVT
Size
A2
Document Number
D04P-N8
Department
R&D
Designer
Stone Feng
Rev
Date:
Monday, February 02, 2015
Sheet
4
of
9



NETVIEW

Title: HI3518+OV7912 FOR NVT				
Size: A4	Document Number: D04IP-MB	Department: R&D	Designer: Stone Feng	Rev: I
Date: Monday, January 19, 2015		Sheet 5 of 9		



NETVIEW

Title	HI3518+OV7912 FOR NVT			
Size A3	Document Number D04IP-MB	Department R&D	Designer Stone Feng	Rev I
Date: Monday, February 02, 2015		Sheet 6 of 9		



Title	HI3518+OV7912 FOR NVT			
Size A4	Document Number D04IP-MB	Department R&D	Designer Stone Feng	Rev I
Date: Monday, January 19, 2015		Sheet 7 of 9		



NETVIEW

Title: HI3518+OV7912 FOR NVT				
Size: A4	Document Number: D04IP-MB	Department: R&D	Designer: Stone Feng	Rev: I
Date: Monday, January 19, 2015		Sheet 8 of 9		



NETVIEW

Title	HI3518+OV7912 FOR NVT			
Size A4	Document Number D04IP-MB	Department R&D	Designer Stone Feng	Rev I
Date: Monday, January 19, 2015		Sheet 9 of 9		