

lab5 流水线CPU设计

姓名: 宋玮 学号: PB20151793 实验日期: 2022.5.11

实验题目

lab5 流水线CPU设计

实验目的

- 理解流水线CPU的结构和工作原理
- 掌握流水线CPU的设计和调试方法，特别是流水线中数据相关和控制相关的处理
- 熟练掌握数据通路和控制器的设计和描述方法


实验平台

Rars, fpgaol, vivado

实验过程

1.设计有数据和控制相关处理的流水线CPU

(1)基本数据通路如下



- 1.add, addi指令可能用到前递 (Forwarding)
- 2.load-use: 需要用到停顿 (stall) 和前递
- 3.branch&jal: 需要用到控制冒险模块

(2)CPU各模块

①rf (寄存器堆)

本寄存器堆是在Lab4寄存器堆模块基础上修改而来，使其满足**写优先(Write First)**，即在对同一寄存器读写时，写数据可立即从读数据输出。

```
1  module rf#(
2  parameter m=5,WIDTH=32
3  )(
4      input clk,we,rst,
5      input [m-1:0] wa,
6      input [m-1:0] ra0,ra1,
7      input [WIDTH-1:0] wd,
8      output [WIDTH-1:0] rd0,rd1,
9      input [m-1:0] rf_addr,
10     output [WIDTH-1:0] rf_data
11 );
12
13 parameter sum = 8'b1 << m;
14 reg [WIDTH-1:0] regfile [0:sum-1];
15
16 assign rd0 = (we && wa != 0 && wa == ra0) ? wd : regfile[ra0];
17 assign rd1 = (we && wa != 0 && wa == ra1) ? wd : regfile[ra1];
18 assign rf_data = regfile[rf_addr];
19
20 always @(posedge clk or posedge rst)
21 begin
22     if(rst)
23         begin
24             regfile[0] <= 0;
25             regfile[1] <= 0;
26             regfile[2] <= 0;
27             regfile[3] <= 0;
28             regfile[4] <= 0;
29             regfile[5] <= 0;
30             regfile[6] <= 0;
31             regfile[7] <= 0;
32             regfile[8] <= 0;
33             regfile[9] <= 0;
34             regfile[10] <= 0;
35             regfile[11] <= 0;
36             regfile[12] <= 0;
37             regfile[13] <= 0;
38             regfile[14] <= 0;
39             regfile[15] <= 0;
40             regfile[16] <= 0;
41             regfile[17] <= 0;
42             regfile[18] <= 0;
43             regfile[19] <= 0;
44             regfile[20] <= 0;
45             regfile[21] <= 0;
46             regfile[22] <= 0;
47             regfile[23] <= 0;
48             regfile[24] <= 0;
49             regfile[25] <= 0;
50             regfile[26] <= 0;
51             regfile[27] <= 0;
```

```

52         regfile[28] <= 0;
53         regfile[29] <= 0;
54         regfile[30] <= 0;
55         regfile[31] <= 0;
56     end
57     else if (we && wa!= 0) regfile[wa] <= wd;
58 end
59 endmodule

```

②alu

```

1  module alu #(
2      parameter WIDTH = 32
3  )(
4      input[WIDTH-1:0] a,
5      input[WIDTH-1:0] b,
6      input [2:0] f,
7      output reg [WIDTH-1:0] y,
8      output z
9  );
10
11  always@(*)
12  begin
13      case(f)
14          3'b000: y = a + b;
15          3'b001: y = a - b;
16          3'b010: y = a & b;
17          3'b011: y = a | b;
18          3'b100: y = a ^ b;
19          default: y = 0;
20      endcase
21  end
22
23  assign z = y ? 1'b0 : 1'b1;
24
25  endmodule

```

③alu_control

```

1  module alu_control(
2      input [1:0] ALUOP,
3      output reg [2:0] sel);
4
5      always@(*)
6      begin
7          case(ALUOP)
8              2'b01: sel = 3'b001;
9              default: sel = 3'b000;
10         endcase
11     end
12 endmodule

```

④control


```
1 module control(  
2   input [6:0] ins,  
3   output reg ALUSrc,RegWrite,MemRead,MemWrite,Branch,JUMP,  
4   output reg [1:0] ALUOp, reg [1:0] MemtoReg  
5   );  
6  
7   always@(*)  
8   begin  
9       case(ins)  
10          7'b0110011:    //add  
11              begin  
12                  ALUSrc = 0; MemtoReg = 2'b00; RegWrite = 1; MemRead = 0;  
13                  MemWrite = 0;  
14                  Branch = 0; JUMP = 0; ALUOp = 2'b10;  
15              end  
16          7'b0000011:    //lw  
17              begin  
18                  ALUSrc = 1; MemtoReg = 2'b01; RegWrite = 1; MemRead = 1;  
19                  MemWrite = 0;  
20                  Branch = 0; JUMP = 0; ALUOp = 2'b00;  
21              end  
22          7'b0100011:    //sw  
23              begin  
24                  ALUSrc = 1; MemtoReg = 0; RegWrite = 0; MemRead = 0;  
25                  MemWrite = 1;  
26                  Branch = 0; JUMP = 0; ALUOp = 2'b00;  
27              end  
28          7'b0010011:    //addi  
29              begin  
30                  ALUSrc = 1; MemtoReg = 2'b00; RegWrite = 1; MemRead = 0;  
31                  MemWrite = 0;  
32                  Branch = 0; JUMP = 0; ALUOp = 2'b10;  
33              end  
34          7'b1100011:    // beq  
35              begin  
36                  ALUSrc = 0; MemtoReg = 0; RegWrite = 0; MemRead = 0 ;  
37                  MemWrite = 0;  
38                  Branch = 1; JUMP = 0; ALUOp = 2'b01;  
39              end  
40          7'b1101111:    //jal  
41              begin  
42                  ALUSrc = 0; MemtoReg = 2'b10; RegWrite = 1; MemRead = 0 ;  
43                  MemWrite = 0;  
44                  Branch = 1; JUMP = 1; ALUOp = 2'b00;  
45              end  
46          default:  
47              begin  
48                  ALUSrc = 0; MemtoReg = 2'b00; RegWrite = 0; MemRead = 0 ;  
49                  MemWrite = 0;  
50                  Branch = 0; JUMP = 0; ALUOp = 2'b00;  
51              end  
52      endcase  
53   end  
54 endmodule
```


⑤immg (立即数模块)

```
1 module immg(  
2     input [31:0] ins,  
3     output reg [31:0] imm  
4 );  
5  
6 always @(*)  
7 begin  
8     case(ins[6:0])  
9         7'b0000011: imm = {{20{ins[31]}},ins[31:20]}; //lw  
10        7'b0100011: imm = {{20{ins[31]}},ins[31:25],ins[11:7]}; //sw  
11        7'b0010011: imm = {{20{ins[31]}},ins[31:20]}; //addi  
12        7'b1100011: imm =  
13        {{20{ins[31]}},ins[7],ins[30:25],ins[11:8],1'b0}; //beq  
14        7'b1101111: imm =  
15        {{12{ins[31]}},ins[19:12],ins[20],ins[30:21],1'b0}; //jal  
16        default:    imm = 0; //add  
17    endcase  
18 end  
19 endmodule
```

⑥ins_mem & data_mem

指令存储器 (ins_mem) 和数据存储器 (data_mem) 由分布式存储器ip核生成





⑦CPU主体

```

1  module cpu_pl(
2  input clk,rst,
3  output [7:0] io_addr,
4  output [31:0] io_dout,
5  output io_we,
6  input [31:0] io_din,
7  input [7:0] m_rf_addr ,
8  output [31:0] rf_data ,
9  output [31:0] m_data ,
10 //PC/IF/ID
11     output [31:0] pc,
12     output [31:0] pcd,
13     output [31:0] ir,
14     output [31:0] pcin,
15
16 //ID/EX
17     output [31:0] pce,
18     output [31:0] a,
19     output [31:0] b,
20     output [31:0] IMM,
21     output [4:0] rd,
22     output [31:0] ctrl,
23
24 //EX/MEM
25     output [31:0] y,
26     output [31:0] bm,
27     output [4:0] rdm,
28     output [31:0] ctrlm,
29
30 //MEM/WB
31     output [31:0] yw,

```

```

32     output [31:0] mdr,
33     output [4:0] rdw,
34     output [31:0] ctrlw
35 );
36
37 reg [31:0] PC;
38 wire [7:0] apc; //[9:2]
39 wire Zero;
40 wire Branch,MemRead,MemWrite,ALUSrc,RegWrite,JUMP;
41 wire [1:0] ALUOp ,MemtoReg;
42 wire [31:0] ins, imm; //, imm1; // imm1<=shift1<
43 wire [31:0] readData1,readData2,ALU_input2;
44 reg [31:0] alu_input1,alu_input2;
45 wire [31:0] Mem_ReadData;
46 reg [31:0] mem_write_data;
47 wire [31:0] nPC_4,PC_offset;
48 wire [31:0] nPC;
49 wire which_PC;
50 wire [31:0] ALU_result;
51 reg [31:0] writeData;
52 wire [2:0] sel;
53 reg [2:0] forwardA,forwardB,forwardC;
54 reg PCwrite, IF_ID_Write , ID_EX_FLUSH ,IF_ID_FLUSH;
55 wire Branch_hazard;
56
57 assign apc = PC[9:2];
58 ins_mem IMem(.a(apc),.spo(ins));
59
60 //IF
61 reg [31:0] IF_ID_PC;
62 reg [31:0] IF_ID_ins;
63
64 always@(posedge clk or posedge rst)
65 begin
66     if(rst || IF_ID_FLUSH)
67         begin
68             IF_ID_PC <= 0;
69             IF_ID_ins <= 0;
70         end
71     else if(IF_ID_Write)
72         begin
73             IF_ID_PC <= PC;
74             IF_ID_ins <= ins;
75         end
76     else
77         begin
78             IF_ID_PC <= IF_ID_PC;
79             IF_ID_ins <= IF_ID_ins;
80         end
81 end
82
83 //ID
84 img img(.ins(IF_ID_ins),.imm(imm));
85
86 control control(.ins(IF_ID_ins[6:0]),
87 .ALUSrc(ALUSrc),.RegWrite(RegWrite),.MemRead(MemRead),
88 .MemWrite(MemWrite),.Branch(Branch),.JUMP(JUMP),
89 .ALUOp(ALUOp), .MemtoReg(MemtoReg) );

```

```

90
91 reg [31:0] ID_EX_PC;
92 reg [31:0] ID_EX_rd1, ID_EX_rd2;
93 reg [31:0] ID_EX_imm;
94 reg [4:0] ID_EX_ra1, ID_EX_ra2;
95 reg [4:0] ID_EX_rs1; //ID_EX_rs1=rd
96 reg
    ID_EX_ALUSrc, ID_EX_RegWrite, ID_EX_MemRead, ID_EX_MemWrite, ID_EX_Branch, ID_EX
    _JUMP;
97 reg [1:0] ID_EX_ALUOp, ID_EX_MemtoReg;
98 always@(posedge clk or posedge rst)
99 begin
100     if(rst || ID_EX_FLUSH)
101         begin
102             ID_EX_ra1 <= 0;
103             ID_EX_ra2 <= 0;
104             ID_EX_PC <= 0;
105             ID_EX_rd1 <= 0;
106             ID_EX_rd2 <= 0;
107             ID_EX_imm <= 0;
108             ID_EX_rs1 <= 0;
109             ID_EX_ALUSrc <= 0; ID_EX_RegWrite <= 0; ID_EX_MemRead <= 0;
110             ID_EX_MemWrite <= 0; ID_EX_Branch <= 0; ID_EX_JUMP <= 0;
111             ID_EX_ALUOp <= 0; ID_EX_MemtoReg <= 0;
112
113         end
114     else
115         begin
116             ID_EX_ra1 <= IF_ID_ins[19:15]; //rs1
117             ID_EX_ra2 <= IF_ID_ins[24:20]; //rs2
118             ID_EX_PC <= IF_ID_PC;
119
120             ID_EX_rd1 <= readData1; //rf_data1
121
122             ID_EX_rd2 <= readData2; //rf_data2
123
124             ID_EX_imm <= imm;
125
126             ID_EX_rs1 <= IF_ID_ins[11:7]; //rd
127
128             ID_EX_ALUSrc <= ALUSrc; ID_EX_RegWrite <= RegWrite;
129             ID_EX_MemRead <= MemRead;
130             ID_EX_MemWrite <= MemWrite; ID_EX_Branch <= Branch; ID_EX_JUMP
131             <= JUMP;
132             ID_EX_ALUOp <= ALUOp; ID_EX_MemtoReg <= MemtoReg;
133
134         end
135     end
136
137 //EX
138 //assign imm1 = ID_EX_imm >> 1;
139 assign PC_offset = ID_EX_PC + ID_EX_imm; //+ imm1[7:0]; //JUMP_BRANCH PC
140 assign ALU_input2 = ID_EX_ALUSrc ? ID_EX_imm : ID_EX_rd2;
141
142 alu_control alu_control(.ALUOP(ID_EX_ALUOp), .sel(sel));
143 alu # (32)
144 alu(.a(alu_input1), .b(alu_input2), .f(sel), .z(Zero), .y(ALU_result));
145

```



```

136 reg [4:0] EX_MEM_rs1;
137 reg
EX_MEM_RegWrite, EX_MEM_MemRead, EX_MEM_MemWrite, EX_MEM_Branch, EX_MEM_JUMP;
138 reg [1:0] EX_MEM_MemtoReg;
139 reg [31:0] EX_MEM_PC;
140 reg [31:0] EX_MEM_ALU_result, EX_MEM_rd2;
141 reg EX_MEM_Zero;
142
143 always@(posedge clk or posedge rst)
144 begin
145     if (rst )
146         begin
147             EX_MEM_rs1 <= 0;
148             EX_MEM_RegWrite <= 0; EX_MEM_MemRead <= 0;
149             EX_MEM_MemWrite <= 0; EX_MEM_Branch <= 0;
150             EX_MEM_JUMP <= 0; EX_MEM_MemtoReg <= 0;
151             EX_MEM_Zero <= 0; EX_MEM_ALU_result <= 0;
152             EX_MEM_rd2 <= 0; EX_MEM_PC <= 0;
153         end
154     else
155         begin
156             EX_MEM_rs1 <= ID_EX_rs1;
157             EX_MEM_RegWrite <= ID_EX_RegWrite; EX_MEM_MemRead <=
ID_EX_MemRead;
158             EX_MEM_MemWrite <= ID_EX_MemWrite; EX_MEM_Branch <=
ID_EX_Branch;
159             EX_MEM_JUMP <= ID_EX_JUMP; EX_MEM_MemtoReg <= ID_EX_MemtoReg;
160             EX_MEM_Zero <= Zero; EX_MEM_ALU_result <= ALU_result;
161             EX_MEM_rd2 <= mem_write_data; EX_MEM_PC <= ID_EX_PC;
162         end
163     end
164
165 //MEM
166 reg [1:0] MEM_WB_MemtoReg;
167 reg MEM_WB_RegWrite;
168 reg [31:0] MEM_WB_ALU_result;
169 reg [4:0] MEM_WB_rs1;
170 reg [31:0] MEM_WB_Mem_ReadData;
171 reg [31:0] MEM_WB_PC ;
172 wire [31:0] IO_ADDRESS;
173 wire DMem_write;
174 wire [31:0] MemReadDataTrue;
175 wire isIO;
176
177 //IO
178 assign IO_ADDRESS = EX_MEM_ALU_result; //<< 2;
179 assign isIO = IO_ADDRESS[10];
180 assign DMem_write = ~isIO && EX_MEM_MemWrite;
181 assign io_we = (isIO && EX_MEM_MemWrite) ? 1'b1 : 1'b0;
182 assign MemReadDataTrue = isIO ? io_din : Mem_ReadData;
183 assign io_addr = IO_ADDRESS[7:0];
184 assign io_dout = EX_MEM_rd2;
185
186 data_mem
DMem(.a(EX_MEM_ALU_result[9:2]), .d(EX_MEM_rd2), .dpra(m_rf_addr), .clk(clk), .
we(DMem_write), .spo(Mem_ReadData), .dpo(m_data));
187
188 always@(posedge clk or posedge rst)

```

```

189 begin
190     if(rst)
191         begin
192             MEM_WB_MemtoReg <= 0; MEM_WB_RegWrite <= 0;
193             MEM_WB_ALU_result <= 0; MEM_WB_rs1 <= 0;
194             MEM_WB_Mem_ReadData <= 0; MEM_WB_PC <= 0;
195         end
196     else
197         begin
198             MEM_WB_MemtoReg <= EX_MEM_MemtoReg; MEM_WB_RegWrite <=
EX_MEM_RegWrite;
199             MEM_WB_ALU_result <= EX_MEM_ALU_result; MEM_WB_rs1 <=
EX_MEM_rs1;
200             MEM_WB_Mem_ReadData <= MemReadDataTrue; MEM_WB_PC <= EX_MEM_PC;
201         end
202     end
203
204 //WB
205 always@(*)
206 begin
207     case(MEM_WB_MemtoReg)
208         2'b00: writeData = MEM_WB_ALU_result;
209         2'b01: writeData = MEM_WB_Mem_ReadData;
210         default: writeData = MEM_WB_PC + 4;
211     endcase
212 end
213
214 //PC
215 assign nPC_4 = PC + 4;
216 assign nPC = Branch_hazard ? PC_offset : nPC_4;
217 always@(posedge clk or posedge rst)
218 begin
219     if(rst) PC <= 32'h0000_3000;
220     else if(PCWrite) PC <= nPC;
221     else PC <= PC;
222 end
223
224 rf #(.m(5),.WIDTH(32)) rf (.clk(clk),.we(MEM_WB_RegWrite),
225     .wa(MEM_WB_rs1),.ra0(IF_ID_ins[19:15]),.ra1(IF_ID_ins[24:20]),
226     .wd(writeData),.rd0(readData1),.rd1(readData2),
227     .rf_addr(m_rf_addr[4:0]),
228     .rf_data(rf_data),.rst(rst));
229
230 //Forwarding Unit
231 always@(*)
232 begin
233     if(EX_MEM_RegWrite && EX_MEM_rs1 != 0 && EX_MEM_rs1 == ID_EX_ra1)
forwardA = 2'b10;
234     else if(MEM_WB_RegWrite && MEM_WB_rs1 != 0 && MEM_WB_rs1 == ID_EX_ra1)
forwardA = 2'b01;
235     else forwardA = 2'b00;
236     if(EX_MEM_RegWrite && EX_MEM_rs1 != 0 && EX_MEM_rs1 == ID_EX_ra2 &&
ID_EX_ALUSrc != 1) forwardB = 2'b10;
237     else if(MEM_WB_RegWrite && MEM_WB_rs1 != 0 && MEM_WB_rs1 == ID_EX_ra2
&& ID_EX_ALUSrc != 1) forwardB = 2'b01;
238     else forwardB = 2'b00;
239     if(EX_MEM_RegWrite && EX_MEM_rs1 != 0 && EX_MEM_rs1 == ID_EX_ra2)
forwardC = 2'b10;

```

```

240     else if(MEM_WB_Regwrite && MEM_WB_rs1 != 0 && MEM_WB_rs1 == ID_EX_ra2)
forwardC = 2'b01;
241     else forwardC = 2'b00;
242 end
243
244 always@(*)
245 begin
246     case(forwardA)
247         2'b10: alu_input1 = EX_MEM_ALU_result;
248         2'b01: alu_input1 = writeData;
249         default: alu_input1 = ID_EX_rd1;
250     endcase
251     case(forwardB)
252         2'b10: alu_input2 = EX_MEM_ALU_result;
253         2'b01: alu_input2 = writeData;
254         default: alu_input2 = ALU_input2;
255     endcase
256     case(forwardC)
257         2'b10: mem_write_data = EX_MEM_ALU_result;
258         2'b01: mem_write_data = writeData;
259         default: mem_write_data = ID_EX_rd2;
260     endcase
261 end
262
263 //Hazard detection unit
264 always@(*)
265 begin
266     if(Branch_hazard)
267         begin
268             PCWrite = 1;
269             IF_ID_Write = 0;
270             ID_EX_FLUSH = 1;
271             IF_ID_FLUSH = 1;
272         end
273     else if(ID_EX_MemRead && ((ID_EX_rs1 == IF_ID_ins[19:15]) || (ID_EX_rs1
== IF_ID_ins[24:20])))
274         begin
275             PCWrite = 0;
276             IF_ID_Write = 0;
277             ID_EX_FLUSH = 1;
278             IF_ID_FLUSH = 0;
279         end
280     else
281         begin
282             PCWrite = 1;
283             IF_ID_Write = 1;
284             ID_EX_FLUSH = 0;
285             IF_ID_FLUSH = 0;
286         end
287 end
288
289 //branch_hazard?
290 assign Branch_hazard = (ID_EX_Branch & Zero) | ID_EX_JUMP;
291
292
293 //PC/IF/ID
294 assign pc = PC;
295 assign pcin = npc;

```

```


296 assign pcd = IF_ID_PC;
297 assign ir = IF_ID_ins;
298
299 //ID/EX
300 assign pce = ID_EX_PC;
301 assign a = ID_EX_rd1;
302 assign b = ID_EX_rd2;
303 assign IMM = ID_EX_imm;
304 assign rd = ID_EX_rs1;
305 assign ctrl =
    {~PCWrite,~IF_ID_Write,IF_ID_FLUSH,ID_EX_FLUSH,2'b0,forwardA,2'b0,
306
    forwardB,1'b0,ID_EX_RegWrite,ID_EX_MemtoReg,2'b0,ID_EX_MemRead,
307
    ID_EX_MemWrite,2'b0,ID_EX_JUMP,ID_EX_Branch,4'b0,ID_EX_ALUOp,2'b0};
308
309 //EX/MEM
310 assign y = EX_MEM_ALU_result;
311 assign bm = EX_MEM_rd2;
312 assign rdm = EX_MEM_rs1;
313 assign ctrlm =
    {~PCWrite,~IF_ID_Write,IF_ID_FLUSH,ID_EX_FLUSH,2'b0,forwardA,2'b0,
314
    forwardB,1'b0,EX_MEM_RegWrite,EX_MEM_MemtoReg,2'b0,EX_MEM_MemRead,
315
    EX_MEM_MemWrite,2'b0,EX_MEM_JUMP,EX_MEM_Branch,4'b0,ID_EX_ALUOp,2'b0};
316
317 //MEM/WB
318 assign yw = MEM_WB_ALU_result;
319 assign mdr = writeData;
320 assign rdw = MEM_WB_rs1;
321 assign ctrlw =
    {~PCWrite,~IF_ID_Write,IF_ID_FLUSH,ID_EX_FLUSH,2'b0,forwardA,2'b0,
322
    forwardB,1'b0,MEM_WB_RegWrite,MEM_WB_MemtoReg,2'b0,EX_MEM_MemRead,
323
    EX_MEM_MemWrite,2'b0,EX_MEM_JUMP,EX_MEM_Branch,4'b0,ID_EX_ALUOp,2'b0};
324
325 endmodule

```

2.PDU (外设)

流水线处理器调试单元

- **PDU_PL (Processor Debug Unit for Pipe-Line)**
 - 控制CPU的运行方式: **run = 1** 连续运行, **0** 单步运行
 - 管理外设 (开关~~sw~~、指示灯~~led~~、数码管~~seg~~), 显示CPU运行结果和数据通路状态



外设使用说明:

外设使用说明表

- 利用~~vld~~和~~in~~选择需要查看的信息, **chk**指示~~out0~~和~~out1~~上显示信息的类型

sw						btn	led			seg	说明
7	6	5	4~2	1	0		7	6~5	4~0		
rst	run	vld	in			step	rdy	chk	out0	out1	
			ah_m	pre	next						
↑	-	-	-	-	-	-	1	00	0x1F	0x12..78	复位
x	1	vld	in			-	rdy	00	out0	out1	连续运行
	0	vld	in			↑	rdy	00	out0	out1	单步运行
		↑↓	-			x	rdy	01	a_rf	d_rf	查看寄存器堆
			ah_m	↑↓	↑↓			10	al_m	d_m	查看存储器
			-					11	a_plr	d_plr	查看流水段寄存器

3.TOP (CPU与PDU的连接)


```
1  module top(  
2      input clk,rst,run,step,valid,  
3      input [4:0] in,  
4      output [1:0] check,  
5      output [4:0] out0,  
6      output [2:0] an,  
7      output [3:0] seg,  
8      output ready  
9  );  
10  
11  wire clk_cpu,io_we;  
12  wire [7:0] io_addr,m_rf_addr;  
13  wire [31:0]  
    io_dout,io_din,rf_data,m_data,pc,pcd,ir,pcin,pce,a,b,imm,ctrl,y,bm,ctrlm,yw,  
    mdr,ctrlw;  
14  wire [4:0] rd,rdm,rdw;  
15  
16  pdu_p1  
    pdu1(.clk(clk),.rst(rst),.run(run),.step(step),.clk_cpu(clk_cpu),.valid(valid)  
        ,.in(in),.check(check),.out0(out0),.an(an),.seg(seg),.ready(ready),.io_addr  
        (io_addr),  
        .io_dout(io_dout),.io_we(io_we),.io_din(io_din),.m_rf_addr(m_rf_addr),.rf_d  
        ata(rf_data),  
        .m_data(m_data),.pcin(pcin),.pc(pc),.pcd(pcd),.pce(pce),.ir(ir),.imm(imm),.  
        mdr(mdr),  
        .a(a),.b(b),.y(y),.bm(bm),.yw(yw),.rd(rd),.rdm(rdm),.rdw(rdw),.ctrl(ctrl),.  
        ctrlm(ctrlm),.ctrlw(ctrlw));  
21  
22  cpu_p1  
    cpu1(.clk(clk_cpu),.rst(rst),.io_addr(io_addr),.io_dout(io_dout),.io_we(io_w  
        e),.io_din(io_din),  
        .m_rf_addr(m_rf_addr),.rf_data(rf_data),.m_data(m_data),.pc(pc),.pcd(pcd),.  
        ir(ir),.pcin(pcin),  
        .pce(pce),.a(a),.b(b),.IMM(imm),.rd(rd),.ctrl(ctrl),.y(y),.bm(bm),.rdm(rdm)  
        ,.ctrlm(ctrlm),  
        .yw(yw),.mdr(mdr),.rdw(rdw),.ctrlw(ctrlw));  
25  
26  endmodule
```

4.仿真

(1) hazard_test




①in = 1, 因此可以看到寄存器x10里出现0x15 (1+20)

寄存器x1~x10的值都可由图中读出




②也可以看到，最后CPU陷入循环（stop: jal x0, stop）

pc值从3050到3058的循环



(2) fib test

输入前两个值为1和2，后续输出为3, 5, 8.....



5.上板

fpgaol平台测试hazard_test

led7 led6 led5 led4 led3 led2 led1 led0

G18 F18 E17 D17 G17 E18 D18 C17

FPGA
XC7A100t-CSG324-1

H16 G13 F13 E16 H14 G16 F16 D14

sw7 sw6 sw5 sw4 sw3 sw2 sw1 sw0

FPGAOL UART xterm.js 1.1

uart pins: cts rts rxd txd
xdc,ucf sym: D3 E5 D4 C4

segplay(sharing with led) hexplay

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a
xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17
hexplay pin: an2 an1 an0 d3 d2 d1 d0
xdc,ucf sym: A18 B16 B17 A15 A16 A13 A14

soft clock button

None

clk btn pins: clk_btn
xdc,ucf sym: B18

led7 led6 led5 led4 led3 led2 led1 led0

G18 F18 E17 D17 G17 E18 D18 C17

FPGA
XC7A100t-CSG324-1

H16 G13 F13 E16 H14 G16 F16 D14

sw7 sw6 sw5 sw4 sw3 sw2 sw1 sw0

FPGAOL UART xterm.js 1.1

uart pins: cts rts rxd txd
xdc,ucf sym: D3 E5 D4 C4


segplay(sharing with led) hexplay

segplay pin: dot seg_g seg_f seg_e seg_d seg_c seg_b seg_a
xdc,ucf sym: G18 F18 E17 D17 G17 E18 D18 C17
hexplay pin: an2 an1 an0 d3 d2 d1 d0
xdc,ucf sym: A18 B16 B17 A15 A16 A13 A14

soft clock button

None

clk btn pins: clk_btn
xdc,ucf sym: B18



输入 in = 1 后:

