lab4 单周期CPU设计

姓名: 宋玮 学号: PB20151793 实验日期: 2022.4.21

实验题目

lab4 单周期CPU设计

实验目的

- •理解CPU的结构和工作原理
- •掌握单周期CPU的设计和调试方法
- •熟练掌握数据通路和控制器的设计和描述方法


实验平台

Rars, fpgaol, vivado

实验过程

1.设计实现单周期RISC-V CPU

(1) 基本数据通路如下



当然,该数据通路适用于6条指令,若想用于10条指令,则需要:

- ①在Read_data1与pc间加一个mux用于完成auipc指令
- ②在Branch, jal信号选择器前添加jalr_PC信号, 用于完成jalr指令
- ③sub指令通路与add指令基本一致
- ④blt指令通路与beq指令基本一致,只需通过ALUop来区分两个指令

(2) CPU各模块

①rf (寄存器堆)

```
1
    module rf#(
 2
         parameter m=5,WIDTH=32
 3
    )(
 4
         input clk,we,rst,
 5
         input [m-1:0] wa,
 6
         input [m-1:0] ra0, ra1,
 7
         input [WIDTH-1:0] wd,
 8
         output [WIDTH-1:0] rd0,rd1,
 9
         input [m-1:0] rf_addr,
         output [WIDTH-1:0] rf_data
10
11
    );
12
    parameter sum = 8'b1 << m;</pre>
13
14
    reg [WIDTH-1:0] regfile [0:sum-1];
15
16
    assign rd0 = regfile[ra0], rd1 = regfile[ra1];
17
    assign rf_data = regfile[rf_addr];
18
19
    always @(posedge clk or posedge rst)
20
    begin
21
         if(rst)
22
              begin
23
                  regfile[0] <= 0;</pre>
24
                  regfile[1] <= 0;
25
                  regfile[2] <= 0;</pre>
                  regfile[3] <= 0;
26
27
                  regfile[4] <= 0;</pre>
28
                  regfile[5] <= 0;</pre>
29
                  regfile[6] <= 0;</pre>
30
                  regfile[7] <= 0;
                  regfile[8] <= 0;
31
32
                  regfile[9] <= 0;
33
                  regfile[10] <= 0;</pre>
34
                  regfile[11] <= 0;
35
                  regfile[12] <= 0;</pre>
36
                  regfile[13] <= 0;
37
                  regfile[14] <= 0;
38
                  regfile[15] <= 0;
39
                  regfile[16] <= 0;</pre>
                  regfile[17] <= 0;</pre>
40
41
                  regfile[18] <= 0;</pre>
42
                  regfile[19] <= 0;</pre>
                  regfile[20] <= 0;</pre>
43
44
                  regfile[21] <= 0;</pre>
                  regfile[22] <= 0;</pre>
45
```

```
46
                   regfile[23] <= 0;</pre>
47
                   regfile[24] <= 0;
48
                   regfile[25] <= 0;</pre>
49
                   regfile[26] <= 0;</pre>
50
                   regfile[27] <= 0;
51
                   regfile[28] <= 0;</pre>
52
                   regfile[29] <= 0;
53
                   regfile[30] <= 0;
54
                   regfile[31] <= 0;</pre>
55
         else if (we && wa!= 0) regfile[wa] <= wd;
56
57
    end
58
    endmodule
```

②immg (立即数处理模块)

```
module immg(
    input [31:0] ins,
 3
    output reg [31:0] imm
 4
        );
 5
 6
    always @(*)
 7
    begin
 8
        case(ins[6:0])
9
            7'b0000011:
10
                 begin
                     imm = \{\{20\{ins[31]\}\}, ins[31:20]\}; // w
11
12
                 end
13
            7'b0100011:
                begin
14
15
                     imm = {{20{ins[31]}},ins[31:25],ins[11:7]}; //sd
16
                 end
17
             7'b0010011: imm = {{20{ins[31]}},ins[31:20]};//addi
18
             7'b1100011: imm =
    {{20{ins[31]}},ins[7],ins[30:25],ins[11:8],1'b0};//beq,blt
19
            7'b1101111: imm =
    {{12{ins[31]}},ins[19:12],ins[20],ins[30:21],1'b0};//jal
             7'b0010111: imm = {ins[31:12],12'b0};//aauipc
20
21
             7'b1100111: imm = {{20{ins[31]}},ins[31:20]};//jalr
22
             default:
                        imm = 0; //add, sub
23
        endcase
24
    end
25
    endmodule
```

③alu模块

```
1  module alu#( parameter WIDTH = 32
2  )(
3    input[WIDTH-1:0] a,
4    input[WIDTH-1:0] b,
5    input [31:0] ins,
6    input [2:0] f,
```

```
output reg [WIDTH-1:0] y,
8
        output z
   );
9
10
11 | wire signed [31:0] sa;
12 | wire signed [31:0] sb;
13 assign sa = a;
14 assign sb = b;
15
16
    always@(*)
17
    begin
18
      case(f)
19
           3'b000: y = a + b;
20
          3'b001: y = a - b;
           3'b010: y = a \& b;
21
22
           3'b011: y = a | b;
23
           3'b100: y = a \wedge b;
24
            3'b101: y = (sa>=sb);
25
            default: y = 0;
26
        endcase
27
    end
28
29 assign z = y ? 1'b0 : 1'b1;
30
    endmodule
```

④alu_control模块

```
1 module alu_control(
2 input [1:0] aluop,
3
   output reg [2:0] sel);
5
   always@(*)
6 begin
7
      case(aluop)
8
           2'b01: sel = 3'b001;
9
           2'b11: sel = 3'b101;
10
           default: sel = 3'b000;
11
       endcase
12
   end
13
   endmodule
```

⑤control模块

```
module control(
input [31:0] ins,
output reg ALUSrc,RegWrite,MemRead,MemWrite,Branch,JUMP,jalr_PC,auipc,
output reg [1:0] ALUOp, reg [1:0] MemtoReg
);


always@(*)
begin
case(ins[6:0])
```


```
10
            7'b0110011:
11
                begin
12
                    if(ins[31:25]==7'b0) //add
13
                         begin
14
                        ALUSrc = 0; MemtoReg = 2'b00; RegWrite = 1; MemRead = 0;
    MemWrite = 0;
15
                         Branch = 0; JUMP = 0; ALUOp = 2'b10; auipc = 0; ja1r_PC
    = 0;
                         end
16
17
                    else
                                            //sub
18
                         begin
                        ALUSrc = 0; MemtoReg = 2'b00; RegWrite = 1; MemRead = 0;
19
    MemWrite = 0;
                         Branch = 0; JUMP = 0; ALUOp = 2'b01; auipc = 0; jalr_PC
20
    = 0;
21
                         end
22
                end
23
            7'b0000011: //lw
24
                begin
25
                    ALUSrc = 1; MemtoReg = 2'b01; RegWrite = 1; MemRead = 1;
    MemWrite = 0;
26
                    Branch = 0; JUMP = 0; ALUOp = 2'b00; auipc = 0; ja1r_PC = 0;
27
                end
            7'b0100011:
28
                           //sw
29
                begin
30
                    ALUSrc = 1; MemtoReg = 2'b00; RegWrite = 0; MemRead = 0;
    MemWrite = 1;
                    Branch = 0; JUMP = 0; ALUOp = 2'b00; auipc = 0; jalr_PC = 0;
31
32
                end
33
            7'b0010011:
                            //addi
34
                begin
35
                    ALUSrc = 1; MemtoReg = 2'b00; RegWrite = 1; MemRead = 0;
    MemWrite = 0;
                    Branch = 0; JUMP = 0; ALUOp = 2'b10; auipc = 0; ja1r_PC = 0;
36
37
                end
            7'b1100011:
38
                            // beq,blt
                begin
39
40
                    if(ins[14:12]==3'b000) //beq
41
                        begin
42
                             ALUSrc = 0; MemtoReg = 0; Regwrite = 0; MemRead =0;
    MemWrite = 0;
                             Branch = 1; JUMP = 0; ALUOp = 2'b01; auipc = 0;
43
    jalr_PC = 0;
44
                         end
45
                      else
                                             //b1t
46
                          begin
47
                             ALUSrc = 0; MemtoReg = 0; RegWrite = 0; MemRead =0;
    MemWrite = 0;
                             Branch = 1; JUMP = 0; ALUOp = 2'b11; auipc = 0;
48
    jalr_PC = 0;
49
                          end
50
                end
51
            7'b1101111:
                           //jal
52
                begin
53
                    ALUSrc = 0; MemtoReg = 2'b10; RegWrite = 1; MemRead =0;
    MemWrite = 0;
54
                    Branch = 0; JUMP = 1; ALUOp = 2'b00; auipc = 0; jalr_PC = 0;
55
                end
```

```
56
       7'b1100111://jalr
57
                begin
58
                    ALUSrc = 1; MemtoReg = 2'b10; RegWrite = 1; MemRead =0;
    MemWrite = 0;
59
                    Branch = 0; JUMP = 0; ALUOp = 2'b00; auipc = 0; jalr_PC =
    1;
60
                end
            7'b0010111: //auipc
61
62
                begin
63
                    ALUSrc = 1; MemtoReg = 2'b00; RegWrite = 1; MemRead =0 ;
    MemWrite = 0;
64
                    Branch = 0; JUMP = 0; ALUOp = 2'b10; auipc = 1; ja1r_PC = 0;
65
                end
66
            default:
67
                begin
                    ALUSrc = 0; MemtoReg = 2'b00; RegWrite = 0; MemRead =0;
68
    MemWrite = 0;
                    Branch = 0; JUMP = 0; ALUOp = 2'b00; auipc = 0; jalr_PC = 0;
69
70
                end
71
        endcase
72
    end
73
    endmodule
```

⑥data_memory & ins_memory

分别使用两个分布式存储器ip核,并用对应的data.coe和ins.coe文件对其进行初始化;





⑦CPU主体模块

```
module cpu(
1
2
   input clk, rst,
   input [31:0] io_din,
4 | input [7:0] m_rf_addr ,
 5
    output [7:0] io_addr ,
6 output [31:0] io_dout ,
7
   output io_we ,
8
    output [31:0] rf_data,
9
    output [31:0] m_data ,
10
    output reg [31:0] pc
11
   );
12
13
    wire Zero;
14
    wire Branch, MemRead, MemWrite, ALUSrc, RegWrite, JUMP, jalr_PC, auipc;
15
    wire MemWrite_true;
16 | wire [1:0] ALUOp ,MemtoReg;
17
    wire [31:0] ins, imm;
18
    wire [31:0] readData1, readData2, ALU_input2, ALU_input1;
19
    wire [31:0] Mem_ReadData, RF_writeData;
20
    wire [31:0] Mem_ReadData_waishe, Mem_ReadData_MEM;
21
    wire [31:0] nPC_4,PC_offset,PC_jalr,PC_mux;
    wire [31:0] nPC;
22
23
    wire which_PC;
    wire [31:0] ALU_result;
24
25
    reg [31:0] writeData;
26 | wire [2:0] sel;
27
    wire [31:0] io_addr1;
28
    wire [7:0] apc;
29
30
    ins_memory IMem(.a(apc),.spo(ins));
```

```
31
                  data_memory
         DMem(.a(ALU\_result[9:2]),.d(readData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.we(MemWriadData2),.dpra(m\_rf\_addr),.clk(clk),.dpra(m\_rf\_addr),.clk(clk),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf\_addr),.dpra(m\_rf
         te_true),.spo(Mem_ReadData_MEM),.dpo(m_data));
32
33
         control control(.ins(ins),
          .ALUSrc(ALUSrc),.RegWrite(RegWrite),.MemRead(MemRead),
34
35
         .MemWrite(MemWrite),.Branch(Branch),.JUMP(JUMP),.jalr_PC(jalr_PC),.auipc(aui
         pc),
36
         .ALUOp(ALUOp), .MemtoReg(MemtoReg) );
37
38
         rf #(.m(5),.WIDTH(32)) rf (.clk(clk),.we(RegWrite),
39
                   .wa(ins[11:7]),.ra0(ins[19:15]),.ra1(ins[24:20]),
40
                   .wd(writeData),.rd0(readData1),.rd1(readData2),
                  .rf_addr(m_rf_addr[4:0]),
41
42
                   .rf_data(rf_data),.rst(rst));
43
44
         immg immg(.ins(ins),.imm(imm));
45
46
         alu_control alu_control(.aluop(ALUOp),.sel(sel));
47
         alu # (32)
         alu(.a(ALU_input1),.b(ALU_input2),.ins(ins),.f(sel),.z(Zero),.y(ALU_result))
48
49 assign PC_jalr = ALU_result & (~32'b1); //jalr PC
50
         assign nPC_4 = pc + 4;
                                                                     //pc+4
51
        assign PC_offset = pc + imm;
         assign which_PC = (Branch & Zero) | JUMP ;
52
assign PC_mux = which_PC ? PC_offset : nPC_4;
54 assign nPC = jalr_PC ? PC_jalr : PC_mux;
         assign ALU_input2 = ALUSrc ? imm : readData2;
56
         assign ALU_input1 = auipc ? pc : readData1;
57
         assign apc = pc[9:2];
58
59
         always@(posedge clk or posedge rst)
60
         begin
61
                 if(rst) pc <= 32'h0000_3000;
62
                  else pc <= nPC;</pre>
63
         end
64
65
         //register file writedata
66
         always@(*)
67
         begin
68
                  if((JUMP==0)||(jalr_PC==0))
69
                           begin
70
                                    if(MemtoReg==0) writeData = ALU_result;
71
                                    else writeData = Mem_ReadData;
72
                           end
73
                   else writeData = nPC_4 ;
74
         end
75
76
         assign io_addr1=ALU_result;
77
         assign io_addr = io_addr1[7:0];
78
         assign MemWrite_true = (~io_addr1[10]) & MemWrite;
79
         assign Mem_ReadData_waishe = io_din;
80
         assign Mem_ReadData = io_addr1[10]? Mem_ReadData_waishe : Mem_ReadData_MEM;
         assign io_dout = readData2;
81
82
         assign io_we = io_addr1[10] & MemWrite;
83
```

2.pdu模块 (用于io)

```
1
   module pdu(
2
   input clk,
3
     input rst,
4
 5
     //选择CPU工作方式;
6
     input run,
7
     input step,
8
     output clk_cpu,
9
10
     //输入switch的端口
11
     input valid,
     input [4:0] in,
12
13
14
     //输出led和seg的端口
15
     output [1:0] check, //led6-5:查看类型
16
     output [4:0] out0, //led4-0
17
     output [2:0] an,
                        //8个数码管
18
     output [3:0] seg,
19
     output ready,
                          //led7
20
     //IO_BUS
21
22
     input [7:0] io_addr,
23
     input [31:0] io_dout,
24
     input io_we,
25
     output [31:0] io_din,
26
27
     //Debug_BUS
28
     output [7:0] m_rf_addr,
29
     input [31:0] rf_data,
30
     input [31:0] m_data,
31
     input [31:0] pc
32
   );
33
34
                    //同步外部输入用
   reg [4:0] in_r;
   reg run_r, step_r, step_2r, valid_r, valid_2r;
36
   wire step_p, valid_pn; //取边沿信号
37
38
                      //寄存器输出CPU时钟
   reg clk_cpu_r;
39
   reg [4:0] out0_r;
                      //输出外设端口
40
   reg [31:0] out1_r;
41
   reg ready_r;
42
   reg [19:0] cnt;
                      //刷新计数器,刷新频率约为95Hz
43
   reg [1:0] check_r; //查看信息类型, 00-运行结果, 01-寄存器堆, 10-存储器, 11-PC
44
45
   reg [7:0] io_din_a; //_a表示为满足组合always描述要求定义的,下同
46
   reg ready_a;
47
   reg [4:0] out0_a;
48
   reg [31:0] out1_a;
49
   reg [3:0] seg_a;
50
51 | assign clk_cpu = clk_cpu_r;
```

```
52 assign io_din = io_din_a;
 53 assign check = check_r;
 54
    assign out0 = out0_a;
 55 | assign ready = ready_a;
 56 assign seg = seg_a;
 57 | assign an = cnt[19:17];
 58 assign step_p = step_r & ~step_2r; //取上升沿
 59
    assign valid_pn = valid_r ^ valid_2r; //取上升沿或下降沿
 60 | assign m_rf_addr = {{3{1'b0}}}, in_r};
 61
    //同步输入信号
 62
 63 always @(posedge clk) begin
 64
     run_r <= run;
 65
      step_r <= step;</pre>
 66
      step_2r <= step_r;</pre>
      valid_r <= valid;</pre>
 67
      valid_2r <= valid_r;</pre>
 68
 69
      in_r <= in;
 70 end
 71
    //CPU工作方式
 72
 73
    always @(posedge clk, posedge rst) begin
 74
      if(rst)
 75
        clk_cpu_r \ll 0;
 76
      else if (run_r)
 77
       clk_cpu_r <= ~clk_cpu_r;
 78
      else
 79
         clk_cpu_r <= step_p;</pre>
 80 end
 81
 82 //读外设端口
 83 always @* begin
 84
     case (io_addr)
 85
       8'h0c: io_din_a = \{\{27\{1'b0\}\}, in_r\};
 86
         8'h10: io_din_a = \{\{31\{1'b0\}\}, valid_r\};
 87
         default: io_din_a = 32'h0000_0000;
 88
      endcase
 89
    end
 90
 91 //写外设端口
 92 always @(posedge clk, posedge rst) begin
 93 if (rst) begin
 94
     out0_r <= 5'h1f;
      out1_r <= 32'h1234_5678;
 95
 96
      ready_r <= 1'b1;
 97 end
    else if (io_we)
 98
99
     case (io_addr)
100
        8'h00: out0_r <= io_dout[4:0];
101
         8'h04: ready_r <= io_dout[0];</pre>
         8'h08: out1_r \le io_dout;
102
103
         default: ;
104
      endcase
105 end
106
107
    //LED和数码管查看类型
108
    always @(posedge clk, posedge rst) begin
109 | if(rst)
```

```
110 check_r <= 2'b00;
111
       else if(run_r)
112
         check_r \ll 2'b00;
113
      else if (step_p)
114
        check_r \ll 2'b00;
      else if (valid_pn)
115
116
        check_r <= check - 2'b01;</pre>
117
     end
118
119
    //LED和数码管显示内容
120 always @* begin
121
      ready_a = 1'b0;
122
      case (check_r)
123
        2'b00: begin
124
         out0\_a = out0\_r;
125
         out1\_a = out1\_r;
         ready_a = ready_r;
126
127
         end
128
         2'b01: begin
129
         out0_a = in_r;
130
         out1\_a = rf\_data;
131
        end
132
         2'b10: begin
133
         out0_a = in_r;
134
          out1_a = m_data;
135
       end
         2'b11: begin
136
137
         out0_a = 5'b00000;
138
         out1_a = pc;
139
         end
140
      endcase
141 end
142
143 //扫描数码管
144 | always @(posedge clk, posedge rst) begin
      if (rst) cnt <= 20'h0_0000;
145
146
      else cnt <= cnt + 20'h0_0001;
147
    end
148
149 always @* begin
150
      case (an)
151
         3'd0: seg_a = out1_a[3:0];
        3'd1: seg_a = out1_a[7:4];
152
        3'd2: seg_a = out1_a[11:8];
153
154
        3'd3: seg_a = out1_a[15:12];
155
        3'd4: seg_a = out1_a[19:16];
156
        3'd5: seg_a = out1_a[23:20];
157
        3'd6: seg_a = out1_a[27:24];
        3'd7: seg_a = out1_a[31:28];
158
159
        default: ;
160
      endcase
161
     end
162
163 endmodule
```

外设使用说明表

sw				button	led			an/seg	
7	6	5	4~0	button	7	6~5	4~0	an/seg	说明
rst	run	valid	in	step	ready	check	out0	out1	
1	-	_	-	_	1	00	0x1f	0x12···8	复位
X	1	valid	in	-	ready	00	out0	out1	连续运行
	0	valid	in	1	ready	00	out0	out1	单步运行
		0 11	addr_rf	Х	0	01	addr_rf	data_rf	查看寄存器堆
			addr m		0	10	addr_m	data m	查看存储器
			-		0	11	0	PC	查看PC

(2) 存储器配置:

实验存储器配置

- 指令存储器(256x32bit)地址: 0x0000_3000~0x0000_33ff
- 数据存储器(256x32bit)地址: 0x0000_0000~0x0000_03ff
- 外设端口地址: 0x0000_0400~0x0000_07ff

存储器映射外设端口地址表

存储器地址	I/O_addr	输出端口名	输入端口名	外设
0x0000_0400	0	out0	-	led4-0
0x0000_0404	1	ready	-	led7
0x0000_0408	2	out1	-	an, seg
0x0000_040C	3	-	in	sw4-0
0x0000_0410	4	-	valid	sw5

3.10条指令测试汇编程序以及仿真

(1) 汇编程序


```
1 .data
2 0x400
3 0xfe
4
5 .text
6 lw t3, 0(x0)
7 sw x0, 8(t3) #test sw
8 addi t0, x0, 0xff #test addi
```

```
9 sw t0, 8(t3)
10 | 1w t0, 4(x0) |
                        #test lw
 11 sw t0, 8(t3)
12 addi t1,x0,1
13 add t0,t1,t0
                        #test add
14 sw t0, 8(t3)
                       #t0=t0+t1
15 sub t0,t0,t1
                 #t0=t0-t1, test sub
16 sw t0, 8(t3)
17 addi t2,x0,1
18 auipc t1,0
                        #test auipc
19 loop1:
                   #test blt
20 blt t2,x0,be
21 addi t2,t2,-1
22 sw t2, 8(t3)
 23 jalr x1,t1,4
                           #test jalr
 24 be: addi t2,x0,1
25 loop:
26 beq t2,x0,exit
                   #test beq
27 addi t2,t2,-1
28 sw t2, 8(t3)
                         #test jal
29 jal x1,loop
 30 exit:
```

(2) 仿真文件

```
1 module cpu_sim(
2);
 3 reg clk;
4 reg rst;
5 reg [31:0] io_din;
6 reg [7:0] m_rf_addr;
7
8 initial clk = 0;
9 always #5 clk = \simclk;
10 | initial rst = 1;
11 | initial #10 rst = 0;
12 initial m_rf_addr = 1;
13 | initial io_din = 0;
14 | initial #300 $stop;
15
16 | cpu cpu1(.clk(clk),.rst(rst),.m_rf_addr(m_rf_addr),.io_din(io_din));
17
18 endmodule
```


(3) 仿真截图




从图中可以看到pc, ins, regfile等值的变化,可验证该执行流程是正确的。

4.10条指令上板测试 (fpga平台)

图1,2,3中显示均为pc值,图4显示为某一步的read_data2值






5.fib仿真

(1) 仿真文件

```
1
    module top_sim(
 2
        );
 3
4
    reg clk,rst,run,valid,step;
5
    reg [4:0] in;
    wire [1:0] check;
6
 7
    wire [4:0] out0;
    wire [2:0] an;
8
9
    wire [3:0] seg;
    wire ready;
10
11
12
    top top1(.clk(clk),.rst(rst),.run(run),.valid(valid),.step(step),.in(in),
    .check(check),.out0(out0),.an(an),.seg(seg),.ready(ready));
13
14
15
    initial clk = 0;
    always #4 clk = \simclk;
16
17
    initial valid = 0;
18
    always #7 valid = ~valid;
    initial
19
    begin
20
             rst = 1; run = 0; in = 0; step = 0;
21
22
            #20 rst = 0;
23
            #2 run=1;
            #5 in = 1;
24
            #250 in = 2;
25
26
            #600 $finish;
27
    end
28
29
    endmodule
```

(2) 仿真截图

输入前两项为1和2,后面自动输出3,5,8



6.fib上板 (fpga平台测试)

