

## 1. Introduction

This technical note is intended to provide information about the proper power-on procedure of the Kionix **KX112**, **KX123**, **KX124**, **KX224**, and **KX224** accelerometers.

Proper functioning of power-on reset (POR) is dependent on the specific **VDD**, **VDD**<sub>LOW</sub>, **T**<sub>VDD</sub> (rise time), and  $T_{VDD\_OFF}$  profile of individual applications. It is recommended to minimize **VDD**<sub>LOW</sub>, and  $T_{VDD}$ , and maximize  $T_{VDD\_OFF}$ . It is also advised that the VDD ramp up time  $T_{VDD}$  be monotonic. To assure proper POR in all environmental conditions the application should be evaluated over the customer specified range of **VDD**, **VDD**<sub>LOW</sub>,  $T_{VDD}$ ,  $T_{VDD}$ ,  $T_{VDD}$  of and temperature as POR performance can vary depending on these parameters




Figure 1: Power-On Reset Timing Diagram

## 2. POR Performance

Bench Testing has demonstrated POR performance regions for a proper POR trigger. To assure POR trigger properly executes, setting operational thresholds consistent with Table 1 is recommended.

Parameters	Units	Min	Typical	Max
VDD rise time: T <sub>VDD</sub> <sup>1,2</sup>	ms			5
IO_VDD rise time: T <sub>IO_VDD</sub> <sup>1,2</sup>	ms			5
VDD off time: T <sub>VDD_OFF</sub> <sup>3,4</sup>	ms	20		
IO_VDD off time: T <sub>IO_VDD_OFF</sub> <sup>3</sup>	ms	20		
VDD low voltage: VDD <sub>Low</sub> <sup>3,4</sup>	mV			200
IO_VDD low voltage: IO_VDD <sub>Low</sub> <sup>3</sup>	mV			200
Software Reset Time <sup>5</sup>	ms			2
Power Up Time <sup>6</sup>	ms		20	50

Table 1: POR Performance

### Notes:

- 1. VDD and IO\_VDD must always be monotonic ramps without ambiguous state
- 2.  $T_{VDD}$  and  $T_{IO}$  VDD rise from 10% to 90% of final value needs to be  $\leq 5$ ms.
- 3. T<sub>VDD\_OFF</sub> and T<sub>IO\_VDD\_OFF</sub> are off time for VDD and IO\_VDD rails respectively. To prevent the accelerometer from entering an ambiguous state, both VDD and IO\_VDD need to be pulled down to GND (≤ 200mV) for duration of time ≥ 20ms.
- 4. It is important the user determines the timing ( $T_{VDD\_OFF}$ ) and threshold ( $VDD_{LOW}$ ) levels by evaluating the performance in the specific system for which the device will be incorporated.
- 5. Software Reset Time is defined as time it takes to perform a RAM reboot routine following the setting of SRST bit to 1 in the CNTL2 register. The SRST bit will remain 1 until the RAM reboot routine is completed.
- 6. Power Up Time is defined as time from VDD and IO\_VDD become valid to device boot completion.



**T**7

### 3. Software Reset

Issuing the Software Reset command after the device was powered up is recommended. This is effective against dynamic or non-liner behavior of a power supply or unexpected noise above normal on the power rail during a power up.

## 3.1. I<sup>2</sup>C Interface

### 3.1.1. I<sup>2</sup>C Slave Addresses for Software Reset

The Software Reset command may need to be sent to **two** I²C slave addresses. The 7-bit slave address associated with accelerometer is 00111YX, where the user programmable bit X, is determined by the assignment of ADDR (pin 1) to GND or IO\_VDD. The factory programmable bit Y is set at the factory. An unsuccessful power-on may cause the internal value of the programmable bit Y to be flipped from 0 to 1 or 1 to 0. As a result, the user will need to take this into account and possibly send the required commands to the 'flipped' I²C address if attempts to send to the 'primary' address have failed. The Table 2 shows the 'primary' and 'flipped' 7-bit slave addresses for devices with ADDR pin connected to IO\_VDD.

								Y	X	
Description	Address Pad	7-bit Address	<7>	<6>	<5>	<4>	<3>	<2>	<1>	
I <sup>2</sup> C Primary Address	IO VDD	0x1F	0	0	1	1	1	1	1	
I <sup>2</sup> C Flipped Address	עטי_טו	0x1D	0	0	1	1	1	0	1	

**Table 2:** I<sup>2</sup>C Primary and Flipped 7-bit Slave Addresses with ADDR pin (X) at IO\_VDD

The Table 3 shows the 'primary' and 'flipped' 7-bit slave addresses for devices with ADDR pin connected to GND.

								Y	X
Description	Address Pad	7-bit Address	<7>	<6>	<5>	<4>	<3>	<2>	<1>
I <sup>2</sup> C Primary Address	CND	0x1E	0	0	1	1	1	1	0
I <sup>2</sup> C Flipped Address	GND	0x1C	0	0	1	1	1	0	0

**Table 3:** I<sup>2</sup>C Primary and Flipped 7-bit Slave Addresses with ADDR pin (X) at GND



## 3.1.2. Software Reset Sequence following Power Up

a. Following the power up, write 0x00 to internal register 0x7F using <u>I<sup>2</sup>C Primary Address</u> as specified in Table 2 or Table 3 depending of the connection of ADDR pin. If command was acknowledged (ACK received), proceed to the next step while addressing the device using <u>I<sup>2</sup>C Primary Address</u>. If ACK was <u>not received</u>, resend the command using <u>I<sup>2</sup>C Flipped Address</u>. If command was acknowledged, proceed to the next step while addressing the device using <u>I<sup>2</sup>C Flipped Address</u>. If command was not acknowledged again, the device should be power cycled.

Dogistor Nome	Address Address			Value		
Register Name	legister Name Hex Binary		Hex	Binary		
0x7F	0x7F	0111 1111	0x00	0000 0000		

b. Write 0x00 to Control Register 2 (CNTL2). If NACK received, the device should be power cycled.

Dogiston Nome	Address		Value		
Register Name	Hex Binary		Hex Binary		
CNTL2	0x19	0001 1001	0x00	0000 0000	

c. Write 0x80 to Control Register 2 (CNTL2) to initiate software reset, which performs the RAM reboot routine. If software reset command was acknowledged (ACK received), wait for the duration of time specified in Table 1 for completion of the Software Reset and proceed to the next step. If NACK received, the device should be power cycled.

Dogiston Nome	Address		Value		
Register Name	Hex Binary		Hex	Binary	
CNTL2	0x19	0001 1001	0x80	1000 0000	

d. Read content of "Who am I" register (WHO\_AM\_I) using the <u>I'C Primary Address</u>. The expected value varies with each model of accelerometer as shown in Table 4 below. If value read is what is expected, proceed to the next step. If not, the software reset has failed and the device should be power cycled.

Dont	Dogistov Nome	Address		7	Value	
Part	Register Name	Hex	Binary	Hex	Binary	
KX112				0x22	0010 0010	
KX122					0x1B	0001 1011
KX123	WIIO AM I	00E	0000 1111	0x20	0010 0000	
KX124	WHO_AM_I	0x0F	0000 1111	0x28	0010 1000	
KX222				0x2C	0010 1100	
KX224				0x2B	0010 1011	

**Table 4:** Expected Values of Who\_Am\_I register



e. Read the content of COTR register. If read value is 0x55, the device operation can be started. If read value is not 0x55, the software reset has failed and the device should be power cycled.

Register Name	Address		Value		
Register Name	Hex Binary		Hex	Binary	
COTR	0x0C	0000 1100	0x55	0101 0101	

### 3.1.3. Software Reset Timing Diagram

Figure 2 below shows an example of executing Software Reset sequence outlined section 3.1.2 following a power up. The first attempt is to communicate with device using I<sup>2</sup>C *Primary* Address as specified in Table 2 or Table 3 depending of the connection of ADDR pin. If attempt is unsuccessful, the second attempt is to communicate with device using I<sup>2</sup>C *Flipped* Address mentioned in the same tables. Please wait for the duration of time specified in Table 1 for completion of the Software Reset before proceeding.




Figure 2: Power-On Timing Diagram followed by sending of two I<sup>2</sup>C Software Reset Commands



## 3.2. SPI Interface

# 3.2.1. Software Reset Sequence following Power Up

a. Following the power up, write 0x00 to internal register 0x7F

Register Name	Address		Value		
Register Name	Hex Binary		Hex	Binary	
0x7F	0x7F	0111 1111	0x00	0000 0000	

b. Write 0x00 to Control Register 2 (CNTL2)

Dogiston Nome	Address		Value	
Register Name Hex Binary		Hex	Binary	
CNTL2	0x19	0001 1001	0x00	0000 0000

c. Write 0x80 to Control Register 2 (CNTL2) to initiate software reset, which performs the RAM reboot routine.

Register Name	Address			Value		
Register Name	Hex	Hex Binary		Binary		
CNTL2	0x19	0001 1001	0x80	1000 0000		

- d. Wait for the duration of time specified in Table 1 for completion of the Software Reset before proceeding.
- e. Read content of "Who am I" register (WHO\_AM\_I). The expected value varies with each model of accelerometer as shown in Table 5 below. If value read is what is expected, proceed to the next step. If not, the software reset has failed and the device should be power cycled.

Part	Register Name	A	ddress	•	Value
rart	art Register Name	Hex	Binary	Hex	Binary
KX112				0x22	0010 0010
KX122				0x1B	0001 1011
KX123	ANTIO ANT I	00E	0000 1111	0x20	0010 0000
KX124	WHO_AM_I	0x0F	0000 1111	0x28	0010 1000
KX222				0x2C	0010 1100
KX224				0x2B	0010 1011

**Table 5:** Expected Values of Who\_Am\_I register

f. Read the content of COTR register. If read value is 0x55, the device operation can be started. If read value is not 0x55, the software reset has failed and the device should be power cycled.

Register Name	Address		Value	
	Hex	Binary	Hex	Binary
COTR	0x0C	0000 1100	0x55	0101 0101



## 3.2.2. Software Reset Timing Diagram

Figure 3 below shows an example of sending Software Reset following the initial power on. Please wait for the duration of time specified in Table 1 for completion of the Software Reset before proceeding.




Figure 3: Power-On Timing Diagram followed by sending Software Reset Commands

The data provided by Kionix is intended for initial customer design guidance only. Kionix POR testing looks at a finite number of test configurations. Each customer application will have varying input sensor parameters (electrical, mechanical, and environmental) that will be different than the configurations tested by Kionix. Each customer utilizing the sensor will need to properly validate the sensor (including POR function) within their application under their specific use cases to ensure it responds as required.

