

# An Extensible Framework for At-Speed Evaluation of Arithmetic Hardware

Zifan Wang  
Supervisor: Dr. James Davis

Imperial College London

June 25, 2019

## 1 Background

## 2 Design & Implementation

## 3 Results

## 4 Evaluation

## 5 Backup Slides

AAA

Zifan Wang

Background

Design & Implementation

Results

Evaluation

Backup Slides

# Background

# Motivation

- Started as a specialised evaluation system for high-radix online arithmetic units
  - At-speed (Overclockable)
  - Precision Checking

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)

# Motivation

## Background

## Design & Implementation

## Results

## Evaluation

## Backup Slides

- Started as a specialised evaluation system for high-radix online arithmetic units
  - At-speed (Overclockable)
  - Precision Checking
- Digital designers all use their own testbenches

# Motivation

## Background

## Design & Implementation

## Results

## Evaluation

## Backup Slides

- Started as a specialised evaluation system for high-radix online arithmetic units
  - At-speed (Overclockable)
  - Precision Checking
- Digital designers all use their own testbenches
- Ad hoc, one-time use, inefficient

# Motivation

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Started as a specialised evaluation system for high-radix online arithmetic units
  - At-speed (Overclockable)
  - Precision Checking
- Digital designers all use their own testbenches
- Ad hoc, one-time use, inefficient
- Propose an extensible framework
  - With variable frequency with a high maximum (Assume DUT @300MHz)
  - Extensible
  - User-friendly

# Design & Implementation



# Hardware Choice

Background


Design &amp; Implementation

Results

Evaluation

Backup Slides

## Cyclone V SX SoC Development Board



- HPS – user interaction and test control
- FPGA – actual hardware testing

# System Architecture

Background


Design &amp; Implementation

Results


Evaluation

Backup Slides

- Inspired by UVM agent
- Modular, thus extensible




# System Architecture

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)


- Software accepts user commands from files or command line

# System Architecture

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)


- Randomiser generate random data with LFSRs

# System Architecture




- Driver filters inputs and drives them to the DUT and the monitor

# System Architecture




- Monitor watches for the differences between DUT and reference outputs

# System Architecture

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)

- Scoreboard tallies them and provides results to software

# System Architecture




- Software reads results and present them to user



# Hardware Project Hierarchy

- Adapted from a golden system reference design



# Hardware Project Hierarchy

Background


Design &amp; Implementation

Results

Evaluation

Backup Slides

- Adapted from a golden system reference design




- Already uses Qsys for `soc_system`

# Hardware Project Hierarchy

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)

- Adapted from a golden system reference design



- Already uses Qsys for `soc_system`
- Frequency control uses `pll` (Phase-locked loop) and `pll_reconfig` IP, easy integration with Qsys.

# Hardware Project Hierarchy

Background


Design &amp; Implementation

Results

Evaluation

Backup Slides

- Adapted from a golden system reference design



- Already uses Qsys for `soc_system`
- Frequency control uses `pll` (Phase-locked loop) and `pll_reconfig` IP, easy integration with Qsys.
- Great interface for user to connect their design and reference modules

# Hardware Project Hierarchy


Background

Design & Implementation

Results

Evaluation

Backup Slides



- Access to software through `hps`

# Hardware Project Hierarchy


Background

Design & Implementation

Results

Evaluation

Backup Slides



- Access to software through `hps`
- Access to hardware design through `dut` and `ref`

## Providing test data

- Assume DUT is 32-bit @300MHz, need sustained data input for stress testing

Background

Design & Implementation

Results

Evaluation

Backup Slides

## Providing test data

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Assume DUT is 32-bit @300MHz, need sustained data input for stress testing
- Real time, on board generation of random test data
  - Low effort, significant coverage, can discover subtle errors
  - Include filters to give user control
  - Accept manual inputs from users for critical path



# Relaxed Reference

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Monitors needs reference module to check correctness
- Has to be functionally correct
- Sensible to have reduced timing requirements
- Harder for users to make mistakes

# Monitor Structure

Background


Design &amp; Implementation

Results

Evaluation

Backup Slides

- Parallel Monitor
  - Checks all data points in parallel



# Software Design

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Requirement
  - Manual and auto input controls
  - Test duration
  - PLL frequency

# Software Design

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Requirement
  - Manual and auto input controls
  - Test duration
  - PLL frequency
- Considered solutions
  - Test configuration files
    - Easy to build and scale
    - Slightly harder to use and manage
  - Interactive REPL system
    - Intuitive to control
    - Easy to automate and scale

AAA

Zifan Wang

Background

Design & Implementation

**Results**

Evaluation

Backup Slides

# Results

- Maximum frequency
  - TimeQuest: 394.01MHz
  - Hardware test: Stable at 400MHz; breaks at 425MHz
  - DUT initially assume to work at 300MHz

- Maximum frequency
  - TimeQuest: 394.01MHz
  - Hardware test: Stable at 400MHz; breaks at 425MHz
  - DUT initially assume to work at 300MHz
- User-friendliness
  - Performed an OOTB Testing
  - Knowledge of digital designs and testbenches
  - No previous knowledge on Qsys or the framework
  - Obtained results in 2 hours
  - No major interruptions, positive feedback

- Maximum frequency
  - TimeQuest: 394.01MHz
  - Hardware test: Stable at 400MHz; breaks at 425MHz
  - DUT initially assume to work at 300MHz
- User-friendliness
  - Performed an OOTB Testing
  - Knowledge of digital designs and testbenches
  - No previous knowledge on Qsys or the framework
  - Obtained results in 2 hours
  - No major interruptions, positive feedback
- Flexibility



Item	Reconfigurability
WIDTH	$\leq 32$ bits
NUM_SUB_MON	$\geq 2$
$f_{\text{dut}}$	$\leq 400\text{MHz}$
DUT I/O	2 in 1 out
DUT delay	All values
bitset/bitclr	All values
manual	All values
time	All values

- Shows the configuration process
- Shows software interaction

Command	Explanation
<code>reset</code>	Resets the system and test results.
<code>version</code>	Prints the system version.
<code>freq &lt;speed&gt;</code>	Sets the clock speed to the specified value in MHz. Prints the actual frequency configured.
<code>mode &lt;m a&gt;</code>	Choose between <u>m</u> anual and <u>a</u> uto test mode.
<code>manual &lt;a b&gt; &lt;hex&gt;</code>	Give input in manual mode.
<code>bitset &lt;a b&gt; &lt;hex&gt;</code>	Force bits to be 1 in auto mode.
<code>bitclr &lt;a b&gt; &lt;hex&gt;</code>	Force bits to be 0 in auto mode.
<code>run &lt;time&gt;</code>	Runs the test for the duration specified in seconds. Prints the results at the end of the test.
<code>exit</code>	Exits the REPL.

AAA

Zifan Wang

Background

Design & Implementation

Results

Evaluation

Backup Slides

# Evaluation

# What have we done?


Background

Design &amp; Implementation

Results

Evaluation

Backup Slides



- Limitations
  - Customisability of current implementation

# Evaluation

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Limitations
  - Customisability of current implementation
- Improvements
  - User experience can be made better with a unified software system + Verilog preprocessor
  - Set up a more powerful HPS-FPGA communication system to allow more insightful results

# Evaluation

Background

Design & Implementation

Results

Evaluation

Backup Slides

- Limitations
  - Customisability of current implementation
- Improvements
  - User experience can be made better with a unified software system + Verilog preprocessor
  - Set up a more powerful HPS-FPGA communication system to allow more insightful results
- Not limits to the extensibility of the framework

Questions?

Thank you



AAA

Zifan Wang

Background

Design & Implementation

Results

Evaluation

Backup Slides

# Backup Slides

## Providing test data

Background



Design & Implementation

Results

Evaluation

Backup Slides

- Assume 32-bit @600MHz, need sustained 19.2Gbps for stress testing
- HPS-FPGA bridge
  - Assume perfect packing and always burst transfer
  - 128-bit @133MHz, 17.0Gbps
- Off-chip SDRAM
  - Assume always burst, access pipelined
  - 32-bit DDR3 @400MHz, 25.6Gbps
  - Sufficient, but needs time to fill up
  - SDRAM controller can be complex to use and manage
- On-chip memory
  - Assume widest possible arrangement
  - 768.9kB @315MHz, 242Gbps
  - Very fast, but extremely small capacity for sustained load
- Real time generation

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)

# Randomiser Structure



Background

Design & Implementation


Results

Evaluation

Backup Slides




# Hardware

[Background](#)[Design & Implementation](#)[Results](#)[Evaluation](#)[Backup Slides](#)

# Monitor Structure

- Lazy Monitor
  - Randomly selects data points to check



# Software Design

```
mode: auto
bitset:
  a: 00000001
  b: 00000000
bitclr:
  a: 00000000
  b: 00000001
input:
  - a: 00000000
    b: 00000000
freq: 200
runtime: 60
```

```
> mode auto
> bitset a 00000001
> bitclr b 00000001
> freq 200
PLL Configured to 200.00MHz
> run 60
Results: ...
```

# REPL Commands

Command	Explanation
reset	Resets the system and test results.
version	Prints the system version.
freq <speed>	Sets the clock speed to the specified value in MHz. Prints the actual frequency configured.
mode <m a>	Choose between <u>m</u> anual and <u>a</u> uto test mode.
manual <a b> <hex>	Give input in manual mode.
bitset <a b> <hex>	Force bits to be 1 in auto mode.
bitclr <a b> <hex>	Force bits to be 0 in auto mode.
run <time>	Runs the test for the duration specified in seconds. Prints the results at the end of the test.
exit	Exits the REPL.



Background

Design &amp; Implementation

Results


Evaluation

Backup Slides


```

    clk
    rand
    f_bitset
    f_bitclr
    drive_dut
    drive_mon
    dut_out

```



## Monitor



## Scoreboard

