

An Extensible Framework for At-Speed Evaluation of Arithmetic Hardware

Zifan Wang

Supervisor: Dr. James Davis

Imperial College London

June 26, 2019

1 Background

2 Design & Implementation

- System-level
- Hardware
- Software

3 Results

4 Evaluation

AAA

Zifan Wang

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Background

Motivation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Started as a specialised evaluation system for high-radix online arithmetic units
 - At-speed (Overclockable)
 - Precision Checking

Motivation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Started as a specialised evaluation system for high-radix online arithmetic units
 - At-speed (Overclockable)
 - Precision Checking
- Digital designers all use their own testbenches

Motivation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Started as a specialised evaluation system for high-radix online arithmetic units
 - At-speed (Overclockable)
 - Precision Checking
- Digital designers all use their own testbenches
- Ad hoc, one-time use, inefficient

Motivation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Started as a specialised evaluation system for high-radix online arithmetic units
 - At-speed (Overclockable)
 - Precision Checking
- Digital designers all use their own testbenches
- Ad hoc, one-time use, inefficient
- Propose an extensible framework
 - With variable frequency with a high maximum (Assume DUT @300MHz)
 - Extensible
 - User-friendly

Design & Implementation

Hardware Choice

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

Cyclone V SX SoC Development Board



- HPS – user interaction and test control
- FPGA – actual hardware testing

System Architecture

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Inspired by UVM agent
- Modular, thus extensible



System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Software accepts user commands from files or command line

System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Randomiser generate random data with LFSRs

System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Driver filters inputs and drives them to the DUT and the monitor

System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Monitor watches for the differences between DUT and reference outputs

System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Scoreboard tallies them and provides results to software

System Architecture

Background

Design & Implementation


System-level

Hardware

Software

Results


Evaluation



- Software reads results and present them to user

Hardware Project Hierarchy

- Adapted from a golden system reference design



Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Hardware Project Hierarchy

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Adapted from a golden system reference design



- Already uses Qsys for `soc_system`

Hardware Project Hierarchy

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Adapted from a golden system reference design



- Already uses Qsys for `soc_system`
- Frequency control uses `pll` (Phase-locked loop) and `pll_reconfig` IP, easy integration with Qsys.

Hardware Project Hierarchy

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Adapted from a golden system reference design



- Already uses Qsys for `soc_system`
- Frequency control uses `pll` (Phase-locked loop) and `pll_reconfig` IP, easy integration with Qsys.
- Great interface for user to connect their design and reference modules

Hardware Project Hierarchy

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Access to software through `hps`

Hardware Project Hierarchy

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



- Access to software through `hps`
- Access to hardware design through `dut` and `ref`

Providing test data

- Assume DUT is 32-bit @300MHz, need sustained data input for stress testing

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Providing test data

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Assume DUT is 32-bit @300MHz, need sustained data input for stress testing
- Real time, on board generation of random test data
 - Low effort, significant coverage, can discover subtle errors
 - Include filters to give user control
 - Accept manual inputs from users for critical path

Relaxed Reference

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Monitors needs reference module to check correctness
- Has to be functionally correct
- Sensible to have reduced timing requirements
- Harder for users to make mistakes

Monitor Structure

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Parallel Monitor
 - Checks all data points in parallel



Software Design

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Requirement
 - Manual and auto input controls
 - Test duration
 - PLL frequency

Software Design

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Requirement
 - Manual and auto input controls
 - Test duration
 - PLL frequency
- Considered solutions
 - Test configuration files
 - Easy to build and scale
 - Slightly harder to use and manage
 - Interactive REPL system
 - Intuitive to control
 - Easy to automate and scale

AAA

Zifan Wang

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Results

- Maximum frequency
 - TimeQuest: 394.01MHz
 - Hardware test: Stable at 400MHz; breaks at 425MHz
 - DUT initially assume to work at 300MHz

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Maximum frequency
 - TimeQuest: 394.01MHz
 - Hardware test: Stable at 400MHz; breaks at 425MHz
 - DUT initially assume to work at 300MHz
- User-friendliness
 - Performed an OOTB Testing
 - Knowledge of digital designs and testbenches
 - No previous knowledge on Qsys or the framework
 - Obtained results in 2 hours
 - No major interruptions, positive feedback

- Maximum frequency
 - TimeQuest: 394.01MHz
 - Hardware test: Stable at 400MHz; breaks at 425MHz
 - DUT initially assume to work at 300MHz
- User-friendliness
 - Performed an OOTB Testing
 - Knowledge of digital designs and testbenches
 - No previous knowledge on Qsys or the framework
 - Obtained results in 2 hours
 - No major interruptions, positive feedback
- Flexibility

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Item	Reconfigurability
WIDTH	≤ 32 bits
NUM_SUB_MON	≥ 2
f_{dut}	$\leq 400\text{MHz}$
DUT I/O	2 in 1 out
DUT delay	All values
bitset/bitclr	All values
manual	All values
time	All values

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Shows the configuration process
- Shows software interaction

Command	Explanation
<code>reset</code>	Resets the system and test results.
<code>version</code>	Prints the system version.
<code>freq <speed></code>	Sets the clock speed to the specified value in MHz. Prints the actual frequency configured.
<code>mode <m a></code>	Choose between <u>m</u> anual and <u>a</u> uto test mode.
<code>manual <a b> <hex></code>	Give input in manual mode.
<code>bitset <a b> <hex></code>	Force bits to be 1 in auto mode.
<code>bitclr <a b> <hex></code>	Force bits to be 0 in auto mode.
<code>run <time></code>	Runs the test for the duration specified in seconds. Prints the results at the end of the test.
<code>exit</code>	Exits the REPL.

AAA

Zifan Wang

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Evaluation

What have we done?

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Limitations
 - Customisability of current implementation

Evaluation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Limitations
 - Customisability of current implementation
- Improvements
 - User experience can be made better with a unified software system + Verilog preprocessor
 - Set up a more powerful HPS-FPGA communication system to allow more insightful results

Evaluation

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Limitations
 - Customisability of current implementation
- Improvements
 - User experience can be made better with a unified software system + Verilog preprocessor
 - Set up a more powerful HPS-FPGA communication system to allow more insightful results
- Not limits to the extensibility of the framework

AAA

Zifan Wang

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Questions?

Thank you

Providing test data

Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

- Assume 32-bit @600MHz, need sustained 19.2Gbps for stress testing
- HPS-FPGA bridge
 - Assume perfect packing and always burst transfer
 - 128-bit @133MHz, 17.0Gbps
- Off-chip SDRAM
 - Assume always burst, access pipelined
 - 32-bit DDR3 @400MHz, 25.6Gbps
 - Sufficient, but needs time to fill up
 - SDRAM controller can be complex to use and manage
- On-chip memory
 - Assume widest possible arrangement
 - 768.9kB @315MHz, 242Gbps
 - Very fast, but extremely small capacity for sustained load
- Real time generation

Background

Design & Implementation



System-level

Hardware

Software

Results

Evaluation



Randomiser Structure

Background

Design & Implementation



System-level

Hardware

Software

Results

Evaluation



Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



Monitor Structure

Background

Design & Implementation

System-level


Hardware

Software

Results

Evaluation

- Lazy Monitor
 - Randomly selects data points to check



Background

Design & Implementation

System-level

Hardware

Software

Results

Evaluation

Software Design

```
mode: auto
bitset:
  a: 00000001
  b: 00000000
bitclr:
  a: 00000000
  b: 00000001
input:
  - a: 00000000
    b: 00000000
freq: 200
runtime: 60
```

```
> mode auto
> bitset a 00000001
> bitclr b 00000001
> freq 200
PLL Configured to 200.00MHz
> run 60
Results: ...
```

REPL Commands

[Background](#)[Design & Implementation](#)[System-level](#)[Hardware](#)[Software](#)[Results](#)[Evaluation](#)

Command	Explanation
<code>reset</code>	Resets the system and test results.
<code>version</code>	Prints the system version.
<code>freq <speed></code>	Sets the clock speed to the specified value in MHz. Prints the actual frequency configured.
<code>mode <m a></code>	Choose between <u>m</u> anual and <u>a</u> uto test mode.
<code>manual <a b> <hex></code>	Give input in manual mode.
<code>bitset <a b> <hex></code>	Force bits to be 1 in auto mode.
<code>bitclr <a b> <hex></code>	Force bits to be 0 in auto mode.
<code>run <time></code>	Runs the test for the duration specified in seconds. Prints the results at the end of the test.
<code>exit</code>	Exits the REPL.

Background

Design & Implementation

System-level

Hardware

Software


Results

Evaluation

```

    clk
  rand
  f_bitset
  f_bitclr
drive_dut
drive_mon
  dut_out

```



Monitor

Background

Design & Implementation


System-level

Hardware

Software

Results

Evaluation



Background

System-level

Hardware

Software

Results

Evaluation

The timing diagram illustrates the SPI interface signals over time. The signals shown are:

- CS (Chip Select):** Active-low signal, shown as a square wave.
- CLK (Clock):** Square wave signal.
- DATA:** Data bus signal, showing the sequence of data transfers: 000f, 0001, 0000, 0001, 000c, 0000, and 0001.
- DATA[7:0]:** 8-bit data bus segment.
- DATA[15:0]:** 16-bit data bus segment.

The data transfers are shown in a sequence of 8-bit and 16-bit segments. The 8-bit segments are: 0, 1, 2, 3, 4, 5, 6, and 0. The 16-bit segments are: 0, 1, 2, 3, 12, 15, 16, 15, 12, 16, 15, 0, 15, 16, 15, and 12.