

DEVKIT-MPC5748G

Revision Information

Table Of Contents:	
Power - Main input, 5V and 3.3V regulator	Sheet 2
Power - MCU Power	Sheet 3
Power - MCU Decoupling	Sheet 4
Reset and JTAG	Sheet 5
Clocks	Sheet 6
MCU GPIO 1	Sheet 7
MCU GPIO 2	Sheet 8
Comms 1 - CAN and LIN	Sheet 9
Comms 2 - OpenSDA	Sheet 10
Comms 3 - USB Host Interface (device footprints only)	Sheet 11
Comms 4 - Ethernet (RMII Mode)	Sheet 12
Comms 5 - FlexRay	Sheet 13
User - Switches, LED's ,Potentiometer and SD CARD	Sheet 14
User - GPIO Connectors	Sheet 15

Caution:

These schematics are provided for reference purposes only. As such, NXP does not make any warranty, implied or otherwise, as to the suitability of circuit design or component selection (type or value) used in these schematics for hardware design using the NXP Calypso family of Microprocessors. Customers using any part of these schematics as a basis for hardware design, do so at their own risk and Freescale does not assume any liability for such a hardware design.

- Notes:**
- All components and board processes are to be ROHS compliant
 - All small capacitors are 0402 unless otherwise stated
 - All resistors are 0603 5% 0.1w unless otherwise stated. All zero ohm links are 0603
 - All connectors and headers are denoted Px and are 2.54mm pitch unless otherwise stated
 - All jumpers are denoted Jx. Jumpers are 2mm pitch
 - Jumper default positions are shown in the schematics. For 3 way jumpers, default is always posn 1-2.
 - 2 Pin jumpers generally have the "source" on pin 1.
 - All switches are denoted SWx
 - All test points (SMT wire loop style) are denoted TPx
 - Test point Vias (just through hole pads) are denoted TPVx
- signals (ports) have not been routed via busses as this makes it harder to determine where each signal goes.

User notes are given throughout the schematics.

Specific PCB LAYOUT notes are detailed in ITALICS


TPVx - Through Hole Pad small

TPHx - Through Hole Pad Large (for standard 0.1" header).

Also used on IO Matrix (IOMx)

TPX - Surface Mount Wire Loop

Rev	Date	Designer	Comments
X1	23 Sep 2015	Catalin Neacsu	Initial release
X2	24 Sep 2015	Catalin Neacsu	Further changes. Decreased component size where possible.
X3	29 Sep 2015	Catalin Neacsu	Changed ethernet page. Changed caps around Q50 Rearranged GPIOs on page 15. Added more LEDs on page 14
X4	02 Oct 2015	Catalin Neacsu	Changed U50, USB connectors, ETH Connector, BOM optimization
X5	05 Oct 2015	Catalin Neacsu	Changed PN of U11 and C23
X6	07 Oct 2015	Catalin Neacsu	Small visual updates
X7	08 Oct 2015	Catalin Neacsu	Add separation resistors for USB interface, U50
X8	12 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization
X9	14 Oct 2015	Catalin Neacsu	Changed 3V3 converter, minor BOM optimization, better cost
X10	21 Oct 2015	Catalin Neacsu	Updated IO connections per Jesus Sanchez's request Added TP on page 3 per Ruiz Ricardo's request
X11	27 Oct 2015	Catalin Neacsu	Changed Power Supply page Added one user led
X12	28 Oct 2015	Catalin Neacsu	Changed PN for P2 and P7
X13	30 Oct 2015	Catalin Neacsu	Changed Power Supply page to allow supply selection
X14	02 Nov 2015	Catalin Neacsu	BOM Optimization
X15	03 Nov 2015	Catalin Neacsu	PN change for L1
X16	23 Dec 2015	Catalin Neacsu	Added Open SDA block Implemented other feedback
X17	06 Jan 2016	Catalin Neacsu	Implemented OpenSDA feedback
X18	08 Jan 2016	Catalin Neacsu	Changed some ICs to their NXP equivalent
X19	15 Jan 2016	Catalin Neacsu	P12, Y50 add GND connections. JTAG connector 14 pins
A	26 Jan 2016	Catalin Neacsu	Protoype Release
A1	13 Jun 2016	Jun Qiao	Update with Flexray, OpenSDA, Ethernet, LED, Buttons, GPIO.
A2	20 Jun 2016	Jun Qiao	Update with OpenSDA, GPIO connectors.
B	24 Jun 2016	Jun Qiao	Pilot Release
BX1	03 Nov 2017	Sendhil kumar	Update Ethernt & USB connection...etc
C	29 Nov 2017	Sendhil kumar	Pilot Release
D	03 Apr 2018	Sendhil kumar	Ethernet Section - replaced from Rev B KSZ8081RNACA schematics J2,J3,J4, J9,J12,J13&J14 are changed.
D1	17 May 2018	Sendhil kumar	C15 Capacitor properties updated



Automotive Product Group
6501 William Cannon Drive West
Austin, TX 78735-8598

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

Designer:
C Neacsu

Drawing Title:
DEVKIT-MPC5748G

Drawn by:
C Neacsu

Page Title:
Index and Title Page

Approved:
Pisses Philip

Size
B

Document Number
SCH-29030

PDF: SPF-29030






Rev
D1

Date:
Thursday, May 17, 2018

Sheet
1

of
15

Power Input and Voltage Regulators



ICAP Classification: CP: IUC: X PUBt:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Power Input, 5V, 3.3V Reg			
Size B	Document Number	SCH-29030 PDF: SPF-29030	Rev D1
Date:	Thursday, May 17, 2018	Sheet 2 of 15	

Calypso MCU Power Connections


Power Supply Constraints:

- If VDD_HV_A is driven from 3.3V, VDD_HV_FL A must also be supplied from 3.3V
- If VDD_HV_A is driven from 5V, the VDD_HV_FL A pin must be disconnected from 3.3V
- Don't attempt to over drive an analogue pad to 5V when the digital VDD_HV_x supply is set to 3.3V. This will trigger the ESD protection on that pad. For example if VDD_HV_A is set to 3.3V and the analogue supplies are set to 5V, you cannot drive 5V into a pad in the VDD_HV_A domain

Default Configuration:

- ALL MCU supply voltages are set to 3.3V (ADC0, ADC1, VDD_HV_A, VDD_HV_B, VDD_HV_C, VBallast)
- VDD_HV_FL A = External 3.3V supplied (jumper fitted)

The analogue pins can only be driven to the same voltage as the VDD_HV_x domain they are situated in (ie max 3.3V) so makes sense for the analogue supply and reference to be 3.3V



Notes on signal Grounds:

- The scheme shown has the analogue and digital grounds connected to the same plane
- This results in better ADC performance than using an analogue ground plane with single entry point (or ferrite) to digital ground plane.



ICAP Classification: CP: IUC: X PUB:

Drawing Title:

DEVKIT-MPC5748G

Page Title:

Calypso MCU Power

Size B

Document Number

SCH-29030

PDF: SPF-29030

Rev D1

Date:




Thursday, May 17, 2018

Sheet

3

of 15

Calypso MCU Decoupling and bulk storage



Reset and External Clock In

Reset is in the VDD_HVA domain.





Table 13-3. Functional terminal state during power-up and reset

TERMINAL TYPE ¹	POWERUP pad state ²	RESET pad state	DEFAULT pad state ³	Comments
RESET	strong pull-down	strong pull-down	weak pull-up	functional reset pad.
PORST ⁴	Weak pull down	Weak pull up	weak pull-up	power on reset pad.
GPIO	high impedance	high impedance	high impedance	by default, but configurable for STANDBY exit
ANALOG	high impedance	high impedance	high impedance	-
EOUT0, EOUT1	high impedance	high impedance	high impedance	-
TCK	high impedance	weak pull-up	weak pull-up	-
TMS	high impedance	weak pull-up	weak pull-up	-
TDI	high impedance	weak pull-up	weak pull-up	-
TDO	high impedance	high impedance	high impedance	-
TCK_ALT	high impedance	weak pull-up	weak pull-up	-
TMS_ALT	high impedance	weak pull-up	weak pull-up	-
TDI_ALT	high impedance	weak pull-up	weak pull-up	-
TDO_ALT	high impedance	high impedance	high impedance	-



ICAP Classification: CP: IUC: X PUBt:

Drawing Title:

DEVKIT-MPC5748G


Page Title:

Reset Circuitry & External Clock In, JTAG

Size B Document Number SCH-29030 PDF: SPF-29030 Rev D1

Date: Thursday, May 17, 2018 Sheet 5 of 15

Clocks



ICAP Classification: CP: IUC: X PUBt:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: Clocks			
Size B	Document Number	SCH-29030 PDF: SPF-29030	Rev D1
Date: Thursday, May 17, 2018	Sheet 6	of 15	

Key to text colours:
Purple - Comms Physical Interfaces
Orange - Other Peripherals and I/O
Blue - Debug (JTAG & Nexus)
Black - Clock, Reset and Control
RED - I/O Matrix and other functions (eg LED)
Green - I/O Matrix (dedicated)

(14,15)	PI0	<<	(GPIO)	PI0	172
(14,15)	PI1	<<	(GPIO)	PI1	171
(14,15)	PI2	<<	(GPIO)	PI2	170
(14,15)	PI3	<<	(GPIO)	PI3	169
(14,15)	PI4	<<	(USB1_STP)	PI4	143
(11)	PI5	<<	(GPIO)	PI5	142
(15)	PI6	<<	(GPIO)	PI6	11
(11,15)	PI7	<<	(USB1_RST)	PI7	12
(15)	PI8	<<	(GPIO)	PI8	108
(12,15)	PI11	<<	(ENET_RST)	PI11	111
(15)	PI12	<<	(GPIO)	PI12	112
(15)	PI13	<<	(GPIO)	PI13	113
(15)	PI14	<<	(GPIO)	PI14	76
(15)	PI15	<<	(GPIO)	PI15	75
(15)	PJ0	<<	(GPIO)		74
(15)	PJ1	<<	(GPIO)		73
(15)	PJ2	<<	(GPIO)		72
(15)	PJ3	<<	(GPIO)		71
(14)	PJ4	<<	(LED1)		5

U16C

P0/GPIO128/E0UC_28_Y/LIN8TX/SDA1/SD_DAT3	
P1/GPIO129/E0UC_29_Y/SCL1/SD_DAT2/WKPU24/LIN8RX	
P2/GPIO130/E0UC_30_Y/LIN9TX/SDA2/SD_DAT1	
P3/GPIO131/E0UC_31_Y/SCL2/SD_DAT0/WKPU23/LIN9RX	
P4/GPIO132/E1UC_28_Y/SOUT_0/ULPH1_STP	
P5/GPIO133/E1UC_29_Y/SCLK_0/CS2_1/CS2_2/ULPH1_NXT	
P6/GPIO134/E1UC_30_Y/CS0_0/CS0_1/CS0_2/DO0/SS_0/SS_1/SS_2	
P7/GPIO135/E1UC_31_Y/CS1_0/CS1_1/CS1_2/DO1	P
P8/GPIO136/E2UC_15_Y/ADC0_S16/MLBCLK/MIL_1_RX_CLK	
P11/GPIO139/E2UC_14_Y/ENET0_TMR1/ADC0_S19/dSIN_3	
P12/GPIO140/dCS0_3/dCS0_2/MIL_1_TX_EN/ADC0_S20/dSS_2/dSS_3	
P13/GPIO141/dCS1_3/dCS1_2/MIL_1_TXD3/ADC0_S21	
P14/GPIO142/SAI2_D0/ADC0_S22/SIN_0	
P15/GPIO143/CS0_0/dCS2_2/SAI2_MCLK/ADC0_S23/SS_0	
PJ0/GPIO144/CS1_0/dCS3_2/SAI2_SYNC/E2UC_19_Y/ADC0_S24	
PJ1/GPIO145/SOUT_0/SAI2_BCLK/ADC0_S25/SIN_1	
PJ2/GPIO146/CS0_1/CS0_2/CS0_3/SAI1_D0/ADC0_S26/SS_1/SS_2/SS_3	
PJ3/GPIO147/CS1_1/CS1_2/CS1_3/SAI1_BCLK/ADC0_S27	
PJ4/GPIO148/SCLK_1/E1UC_18_Y/E2UC_4_Y/EIN_ERR	

Calypso 176QFP

PACKAGE 30F3 GPIO PINS2

SPC5748GHK0AMKU6



ICAP Classification: CP: IUC: X PUBt:

Drawing Title: **DEVKIT-MPC5748G**

Page Title: **Calypso GPIO 2of2**

Size B	Document Number SCH-29030 PDF: SPF-29030	Rev D1
Date: Thursday, May 17, 2018	Sheet 8 of 15	

CAN & LIN Physical


CAN0 Physical Interface

VDD - 5.0V input supply for CAN transceiver (4.5 to 5.5V)

VI/O - determines the signal level on MCU TX and RX pins and can range from 2.8 to 5.5V

STB - High for Standby mode, pulled low for normal mode.


312-80788- MC33901WEF -> SO8_1P27_4X5
IC INTERFACE CAN HS 60KB/S-1MB/S 4.5-5.5V SOIC8
Replaced with TJA1044GT/3



All CAN and LIN signals are in power domain VDD_HV_A.

All interfaces will work at 3.3V or 5.0V (PER_HVA)

LIN0 Physical Interface



MC33662LEF LIN transceiver is newer version of 33661 offering:

- Full LIN compliance (33661 no longer compliant)
- Improved ESD protection on LIN pin up to 15kV
- Improved ESD on Wake and VSUP Pins
- Other EMC and performance improvements

See freescale.com for more details



ICAP Classification: CP: ____ IUO: X PUB: ____

Drawing Title:

DEVKIT-MPC5748G


Page Title:

CAN and LIN

Size B	Document Number SCH-29030 PDF: SPF-29030	Rev D1
-----------	---	-----------

Date:	Thursday, May 17, 2018	Sheet	9	of	15
-------	------------------------	-------	---	----	----


OpenSDA interface




USB (Type A Host and Type AB OTG)

USB Signals are in power domain VDD_HV_A

The USB interface only supports 3.3V operation. All I/O signals must be 3.3V. If VDD_HVA is set to 5V, USB MCU pads must be left as tri-state with no pullups or series resistors to be removed




General Layout Note. Recommendation is to keep all tracks between MCU and USB PHI less than 3"



ICAP Classification: CP: IUC: X PUBt:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: USB Type A / Type AB			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Thursday, May 17, 2018	Sheet 11	of 15	


Ethernet Physical Interface



FlexRAY Physical Interface

All Signals are in power domain VDD_HV_A.

FlexRAY interface will work at 3.3V or 5.0V (PER_HVA)




MODE	EN	STBN
Normal	1	1
Rec Only	0	1
Go to Sleep	1	0
Sleep	0	0

BGE: Bus Guardian Enable. Pull high to enable transmitter

STBN: Standby Input. Pull High for non standby mode

EN: Enable Input. Pull high to enable



ICAP Classification:CP:___IUO: XPUB:___

Drawing Title:

DEVKIT-MPC5748G

Page Title:





FlexRAY Physical Interface

Size BDocument NumberSCH-29030PDF: SPF-29030Rev D1

Date: Thursday, May 17, 2018Sheet 13 of 15


User Peripherals (Led's, Switches and ADC Pot)

Switches are hard wired to 3.3V rather than 5V so it's not possible to drive 5V into a 3.3V pad (which would cause damage)
Similarly, the LED's are active low with 3.3v supply so can be safely coupled to pads on either 3.3V or 5V domains
The ADC input is limited to 3.3V, again to prevent driving 5V into a 3.3V pad which would cause damage



ICAP Classification: CP: IUC: X PUB:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: User Peripherals			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Thursday, May 17, 2018	Sheet 14	of 15	

GPIO Connectors



NOTE:
J1,J2,J3 and J4: Arduino UNO compatible headers.
J5 and J6: Arduino Mega compatible headers.



ICAP Classification: CP: IUC: X PUBt:			
Drawing Title: DEVKIT-MPC5748G			
Page Title: GPIO Connectors			
Size B	Document Number SCH-29030	PDF: SPF-29030	Rev D1
Date: Thursday, May 17, 2018	Sheet 15	of 15	