

(EAP1018B-0316-EC)

MFG Test Plan

EAP1018B-0316-EC

Version: V1.0

By Author(Alan)

Doc. Number: FMA-TA01000-01

Date: Jun 6th, 2016

Accton Technology Corporation

MFG Engineering Integration Team & Test Automation Team No. 1, Creation Rd. III, Science-Based Industrial Park,

Hsinchu 300, Taiwan, R.O.C.

保存期限:五年 FMA-TA01000-01 R01



Copyright by Accton Technology Corporation. All rights reserved.

The drawings, specifications and the data contain herein are the exclusive property of Accton Technology Corp. issued in strict confidence and shall not, without the prior written permission of Accton Technology Corp., be reproduced, copied or used, in parts or as a whole, for any purpose whatsoever, except the manufacture of articles for Accton Technology Corp.

Accton makes no warranties with respect to the correctness, accuracy or wholeness of this PRELIMINARY specification. The information in this document is subject to change without notice. Accton reserves the right to make revisions to this document and the product described herein without obligation to notify any person or entity of any such changes.

	,		
W	arı	nu	12

This document is	intended for	internal use	only. A	$Non ext{-}Disclosure$	Agreement	(NDA)	approved	by	Chief
Technology Office	er (CTO) is rec	quired to relea	ise this do	cument under an	y circumstai	nces.			

Reviewed By:	Date: / /
Approved By:	_ Date://
Released By:	_Date:/

Accton and SwitcHub are trademarks or registered trademarks of Accton Technology Corporation. Other trademarks or brand names mentioned herein are trademarks of their respective companies.

Revision History

Rev.	Date	Author	Revision Description
1.0	2016/07/07	Alan	1st Release
			1.

本資料為智邦集團專有之財產,非經許可不得複製、翻印或轉變成其他形式使用

This document is the exclusive property of **Accton Group** and shall not be reproduced or copied or transformed to any other format without prior permission of **Accton Group**.

保存期限:五年 FMA-TA01000-01 R01



Table of Content

1.	Pur	pose		1			
2.	Scope						
3.	Reference Documents						
4.	Acr	onyms		1			
5.	Intr	oduction		2			
5.1	Production Test Flow Diagram						
6. Board Level Functional Test							
		6.1	PT Test Environment Setup	3			
		6.2	Hardware Requirement	3			
	6.3		Software Requirement	4			
	6.4		Test Program Environment Setup	4			
			<u>Figures</u>				
Figu	ıre 2	-1 Boa	ard Level Test Setup Configuration	3			
Figu	ıre 2	-1 Boa	ard Level Test Setup Configuration	3			



1. Purpose

This document describes how EAP1018B-0316-EC is Tested in production line in order to maintain the good quality for shipment

2. Scope

Follow up the Test Plan and sync with all member include MFG. Development team and customer side can well understanding and follow up to maintain the good quality for shipment

3. Reference Documents

EAP1018B-0316-EC TestPlan V1.0

4. Acronyms

DUT	Device Under Test
ART	Atheros Radio Test

AOI Automated Optical Inspection

PER Packet Error Rate

PT Pre-Test

B/I Burn-In Test
PK Package

ICT In Circuit Test
MFG manufacturing
BFT Board Final Test
SFT system Final Test

SMT Surface Mount Technology

POST Power On Self Test
MP Mass Production
DFT Design For Testing
DIP dual in-line package

Diag One part of DUT application and inside of the flash. It exercises chipset

本資料為智邦集團專有之財產,非經許可不得複製、翻印或轉變成其他形式使用

1 of 12

This document is the exclusive property of **Accton Group** and shall not be reproduced or copied or transformed to any other format without prior permission of **Accton Group**.


保存期限:五年 FMA-TA01000-01 R01



register; verify HW interface and this is DFT implementation for EVT,DVT,and MFG testing. User can initial Diag entry by specific procedure. The end-user will not able to it.

5. Introduction

5.1 Production Test Flow Diagram



A general test process flow for the EAP1018B-0316-EC includes:

- PT: Digit Test (Led Test,Button Test,Ethernet Test), RF Function Test,Read/Write SN MAC
- FT: 2.4G Tx/Rx Throughput, 5G Tx/Rx Throughput
- Final QA and Pack out
- Out of Box Audit



6. Board Level Functional Test

6.1 PT Test Environment Setup





Figure 錯誤! 所指定的樣式的文字不存在文件中。-1 Board

Level Test Setup Configuration



6.2 FT Test Environment Setup





6.3 Hardware Requirement

- Pentium PC (or above) running Win7 32bit
- RS232 Console Board / cable x 1
- DC Adaptor 12V/2A x 1
- Shielding Box x 1
- IQxel(IQ80)
- Attenuator 10dB x 4
- POE x 1
- RF Cable x N
- Ethernet cable x N
- Wireless card x 1
- 5 G Attena x 1
- 2.4 G Attena x 1

6.4 Software Requirement

Microsoft OS Windows 7 32 bit

ActiveTCL: Tcl v8.5.xx

VC++ 2005 (IQxel)

VC++ 2008 (IQxel)

VC++ 2012 (IQxel)

MCR7.9 (IQxel)




6.5 Test Program Environment Setup

1. 設定 Cable Loss

2G 使用 2.4G_ConstLoss1, 2.4G_ConstLoss2

5G 使用 5G_ConstLoss1, 5G_ConstLoss2



2. 設定 IQxel IP 位置

在 MainConfig.ini 中 Equipment->litepoint 修改 IQxel IP 位置



