

HACETTEPE UNIVERSITY COMPUTER SCIENCE DEPARTMENT

BBM 233 – LOGICAL DESIGN LAB.

VERILOG ASSIGNMENT 2

Name: Mert

Surname: Çökelek

ID: 21727082

Date: 9.11.2018

Subject: Implementing 1-bit, 4,bits Full Adder and Half Adder

Part 1: Implementing a Half Adder:

Here is my verilog code and the output as waveform.

Halfadder.v

```
`timescale 1ns / 1ps

module half_adder (
    A,
    B,
    Sum,
    Carry);

    input A;
    input B;
    output Sum;
    output Carry;


    assign Sum = A ^ B // xor
    assign o_carry = A & B; // and
endmodule
```

HalfAdderTestBench:

```
1  timescale 1ns / 1ps
2  module va2_testbench;
3      // Inputs
4      reg A = 0;
5      reg B = 0;
6      // Outputs
7      wire sum;
8      wire carry;
9      // Instantiate the Unit Under Test (UUT)
10     va2 uut (
11         .A(A),
12         .B(B),
13         .sum(sum),
14         .carry(carry)
15     );
16     initial begin
17         // Initialize Inputs
18         A = 0;
19         B = 0;
20         #100;
21         B = 1;
22         #100;
23         A = 1;
24         B = 0;
25         #100;
26         B = 1;
27         #100;
28         // Add stimulus here
29     end
```

endmodule

And the waveform of halfAdder is:



Part 2: Implementing a 1-Bit Full Adder:

Here is my verilog code for this part:

1- onebitFullAdder.v:

```

1  `timescale 1ns / 1ps
2
3  module onebitFulladder
4  (
5      input A,
6      input B,
7      input Cin,
8      output Sum,
9      output Cout
10 )
11     assign {Cout, Sum} = Cin + A + B;
12 endmodule
13

```


2- oneBitFAtest.v:

```

1  `timescale 1ns / 1ps
2
3  module onebitFAtest;
4
5      reg A;
6      reg B;
7      reg Cin;
8      |
9      // Outputs
10     wire Sum;
11     wire Cout;
12
13     // Instantiate the Unit Under Test (UUT)
14     onebitFulladder uut (
15         .A(A),
16         .B(B),
17         .Cin(Cin),
18         .Sum(Sum),
19         .Cout(Cout)
20
21     );
22
23     initial begin
24         // Initialize Inputs
25         A = 0;
26         B = 0;
27         Cin = 0;
28         #100;
29         Cin = 1;
30         #100;
31
32         B = 1;
33         Cin = 0;
34         #100;|
35         Cin = 1;
36         #100;
37         A = 1;B = 0;Cin = 0;
38         #100;
39         Cin = 1;
40         #100;
41         B = 1;
42         Cin = 0;
43         #100;
44         Cin = 1;
45         #100;
46     end
47 endmodule

```

And the waveform for this code is:



Part 3: 4-Bits Full Adder:

Here is my code and the output for this part:

For one Gate:

```

1  'timescale 1ns/1ps
2  module oneGate (
3      input A,
4      input B,
5      input Cin,
6      output Sum,
7      output Cout );
8
9      wire w1, w2, w3;
10
11     and( w1, A, B );
12     and( w2, B, Cin );
13     and( w3, B, Cin );
14     or( Cout, w1, w2, w3 );
15
16
17     xor( Sum, A, B, Cin );
18
19 endmodule

```

for four gates:

```
1 module fourGates(  
2     input [3:0] A,  
3     input [3:0] B,  
4     output [3:0] Sum,  
5     output Carry  
6 );  
7     wire Cin;  
8  
9     assign Cin = 1'b0;  
10    oneGate s0( .A( A[0] ), .B( B[0] ), .Cin( Cin ), .S( Sum[0] ), .Cout( r  
11    oneGate s1( .A( A[1] ), .B( B[1] ), .Cin( ripple0 ), .S( Sum[1] ), .Cou  
12    oneGate s2( .A( A[2] ), .B( B[2] ), .Cin( ripple1 ), .S( Sum[2] ), .Cou  
13    oneGate s3( .A( A[3] ), .B( B[3] ), .Cin( ripple2 ), .S( Sum[3] ), .Cou  
14  
15 endmodule
```

For TestBench:

```
1 `timescale 1ns / 1ps  
2  
3 module testBench;  
4  
5     // Inputs  
6     reg [3:0] A;  
7     reg [3:0] B;  
8  
9     // Outputs  
10    wire [3:0] Sum;  
11    wire Carry;  
12  
13    integer i;  
14  
15    // Instantiate the Unit Under Test (UUT)
```

```

16     MultiStages uut (
17         .A(A),
18         .B(B),
19         .Sum(Sum),
20         .Carry(Carry)
21     );
22
23     initial begin
24         // Initialize Inputs
25         a = 0;
26         b = 0;
27     end
28
29     initial
30
31
32     always @(A or B)
33     begin
34         for ( i=0; i< 16 * 16; i = i + 1 )
35             #1 {a, b} = i;
36
37         #10 $stop;
38     end
39
40 endmodule

```

IMPORTANT NOTE: Despite I've compiled my code successfully, I could not get the waveform from ISE. Because it was appearing for milliseconds and disappearing. For hours of googling, I could not find a solution, so (unfortunately) I decided to put the waveform which I found on internet. But I think my code would give the same output.

I can delete this from my report, if I will have problem..

