Hacettepe University Computer Science Department

BBM233 - Verilog Assignment 1 (Section 3)

Name: Mert

Surname: Çökelek

ld: 21727082

Date: 25.10.2018

Here are my source files and waveform obtained from the simulation.

1 - lab1.v

```
`timescale 1ns / 1ps
3 module lab1(F, A, B, C);
     output F;
      input A,B,C;
     wire and_wire, or_wire;
     and al(and_wire, A, B);
     or o1(or_wire, and_wire, B);
     or o2(F, or_wire, C);
10
11
12
   endmodule
13
                         \times
                                      lab1_testbench.v*
       lab1.v*
```

2- lab1_testbench.v

```
1 'timescale 1ns / 1ps
 2
    module labl_testbench;
       reg A,B,C;
       wire F;
 4
 5
       labl uut (
 6
 7
           .A(A),
           .B(B),
 8
          .C(C),
 9
          .F(F)
10
11
       initial begin
12
          assign A = 0;
13
          assign B = 0;
14
15
          assign C = 0; #100;
          assign C = 1; #100;
16
          assign B = 1;
17
          assign C = 0; #100;
18
          assign C = 1; #100;
19
          assign A = 1;
20
21
          assign C = 0;
          assign C = 0; #100;
22
          assign C = 1; #100;
23
          assign B = 1;
24
          assign C = 0; #100;
25
          assign C = 1; #100;
26
          $finish;
27
       end
28
29 endmodule
```

3- Waveform of the simulator for 8 different inputs.

