HACETTEPE University Computer Science Department

BBM 233 - LOGICAL DESIGN LAB.

VERILOG ASSIGNMENT 2

Name: Mert

Surname: Çökelek

<u>ID</u>: 21727082

<u>Date</u>: 9.11.2018

Subject: Implementing 1-bit, 4,bits Full Adder and Half Adder

Part 1: Implementing a Half Adder:

Here is my verilog code and the output as waveform.

Halfadder.v

```
`timescale 1ns / 1ps

module half_adder(
   A,
   B,
   Sum,
   Carry);

input A;
input B;
output Sum;
output Carry;


assign Sum = A ^ B // xor
assign o_carry = A & B; // and
endmodule
```

HalfAdderTestBench:

```
1 `timescale 1ns / 1ps
 2 module va2_testbench;
      // Inputs
 3
      reg A = 0;
 4
      reg B = 0;
 5
 6
      // Outputs
      wire sum;
 7
      wire carry;
 8
      // Instantiate the Unit Under Test (UUT)
 9
      va2 uut (
10
          .A(A),
11
          .B(B),
12
         .sum(sum),
13
         .carry(carry)
14
15
     );
      initial begin
16
         // Initialize Inputs
17
         A = 0;
18
         B = 0;
19
         #100;
20
        B = 1;
21
        #100;
22
        A = 1;
23
         B = 0;
24
         #100;
25
         B = 1;
26
         #100;
27
          // Add stimulus here
28
29
       end
```

endmodule

And the waveform of halfAdder is:



Part 2: Implementing a 1-Bit Full Adder:

Here is my verilog code for this part:

1- onebitFullAdder.v:


```
1 `timescale 1ns / 1ps
2
 3 module onebitFulladder
 4
 5
        input A,
        input B,
 6
        input Cin,
 7
       output Sum,
 8
       output Cout
9
10
       assign {Cout, Sum} = Cin + A + B;
11
   endmodule
12
13
```

2- oneBitFAtest.v:

```
1 `timescale lns / lps
  2
     module onebitFAtest;
  3
  4
         reg A;
  5
  6
         reg B;
  7
         reg Cin;
  8
         // Outputs
  9
         wire Sum;
 10
         wire Cout;
 11
 12
         // Instantiate the Unit Under Test (UUT)
 13
         onebitFulladder uut (
 14
 15
            .A(A),
            .B(B),
 16
            .Cin(Cin),
 17
            .Sum(Sum),
 18
            .Cout (Cout)
 19
 20
         );
 21
 22
         initial begin
 23
            // Initialize Inputs
  24
            A = 0;
  25
            B = 0;
  26
            Cin = 0;
  27
            #100;
 28
            Cin = 1;
  29
            #100;
 30
            B = 1;
 31
            Cin = 0;
 32
            #100;
 33
            Cin = 1;
 34
            #100;
 35
            A = 1; B = 0; Cin = 0;
 36
            #100;
 37
            Cin = 1;
 38
            #100;
 39
            B = 1;
 40
            Cin = 0;
 41
            #100;
 42
            Cin = 1;
 43
            #100;
 44
 45
46
        end
```

47 endmodule

And the waveform for this code is:



Part 3: 4-Bits Full Adder:

Here is my code and the output for this part:

For one Gate:

```
'timescale 1ns/1ps
 2
    module oneGate (
           input A,
 3
 4
           input B,
           input Cin,
 5
 6
           output Sum,
           output Cout );
 7
 8
           wire w1, w2, w3;
 9
10
          and( w1, A, B );
and( w2, B, Cin );
and( w3, B, Cin );
11
12
13
           or( Cout, w1, w2, w3 );
14
15
16
          xor( Sum, A, B, Cin );
17
18
19 endmodule
```

for four gates:

```
1 module fourGates(
 2
         input [3:0] A,
 3
         input [3:0] B,
 4
         output [3:0] Sum,
 5
         output Carry
 6
         );
 7
         wire Cin;
 8
 9
         assign Cin = 1'b0;
         oneGate s0( .A( A[0] ), .B( B[0]), .Cin( Cin ), .S( Sum[0]), .Cout( roneGate s1( .A( A[1] ), .B( B[1]), .Cin( ripple0 ), .S( Sum[1]), .Cou
10
11
12
         oneGate s2( .A( A[2] ), .B( B[2]), .Cin( ripple1 ), .S( Sum[2]), .Cou
13
         oneGate s3( .A( A[3] ), .B( B[3]), .Cin( ripple2 ), .S( Sum[3]), .Cou
14
15 endmodule
```

For TestBench:

```
1 `timescale 1ns / 1ps
 3
   module testBench;
 4
 5
        // Inputs
 6
        reg [3:0] A;
 7
        reg [3:0] B;
8
9
        // Outputs
10
        wire [3:0] Sum;
11
        wire Carry;
12
13
        integer i;
14
        // Instantiate the Unit Under Test (UUT)
15
```

```
MultiStages uut (
16
17
             .A(A),
18
            .B(B),
19
            .Sum(Sum),
            .Carry(Carry)
20
21
        );
22
23
        initial begin
24
            // Initialize Inputs
25
            a = 0;
26
            b = 0;
27
        end
28
29
        initial
30
31
32
        always @(A or B)
33
             begin
             for (i=0; i< 16 * 16; i = i + 1)
34
35
                 #1 {a, b} = i;
36
37
             #10 $stop;
38
             end
39
40
    endmodule
```

IMPORTANT NOTE: Despite I've compiled my code successfully, I could not get the waveform from ISE. Because it was appearing for milliseconds and disappearing. For hours of googling, I could not find a solution, so (unfortunately) I decided to put the waveform which I found on internet. But I think my code would give the same output.

I can delete this from my report, if I will have problem..

