
# **CSE 331 ASSIGNMENT 4 RAPORT**

#### **Merve Horuz**

# Here is datapath of minimips processor:



Missing parts are only bne and bnq operations.

### \_32bit\_adder\_.v module

```
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012

# +-- Compiling module 32bit_adder_testbench

# top level modules:

# __32bit_adder_testbench

ModelSim voit, 32bit_adder_testbench

# voim work, 32bit_adder_testbench

# Loading work, 32bit_adder_testbench

# Loading work, 32bit_adder_testbench

# Loading work, 32bit_adder_testbench

# Loading work, 32bit_adder_testbench

# voim work, 32bit_adder_testbench

# voim work, 32bit_adder_testbench

# Loading work, 111 adder

# Loading work, 112 adder

# Loading work, 113 adder_testbench/a \

# simm/_32bit_adder_testbench/a \

# simm/_32bit_adder_testbench/arry_out \

# simm/_32bit_adder_testb
```

## \_32bit\_sub\_.v module

If first number less then second number, set result to 1.

### \_32bit\_slt\_.v module

## 32bit xor module

```
# vlog -vlog0lcompat -work work +incdir+C:/altera/13.1/workspace/hw3 {C:/altera/13.1/workspace/hw3/_32bit_xor_.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _32bit_xor_
# Top level modules:
        _32bit_xor_
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_32bit_xor_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov
# -- Compiling module _32bit_xor_testbench
# Top level modules:
# __32bit_xor_testbench
ModelSim> vsim work._32bit_xor_testbench
# vsim work._32bit_xor_testbench
# Loading work._32bit_xor_testbench
# Loading work._32bit_xor_
# Loading work.xor_
add wave -position insertpoint \
sim:/_32bit_xor_testbench/a \
sim:/_32bit_xor_testbench/b \
sim:/_32bit_xor_testbench/result
VSIM 5> step -current
```

### \_32bit\_nor\_.v module

### I started to design 32 bits multiplexer from 2x1 mux.

### \_2\_1\_mux\_.v module

```
Transcript =
             Updated modelsim.ini.
# vlog -vlog0lcompat -work work +incdir+C:/altera/13.1/workspace/hw3 {C:/altera/13.1/workspace/hw3/_2_1_mux_.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module 2 1 mux
# Top level modules:
         _2_1_mux_
# vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_2_1_mux_testbench.v
# -- Compiling module _2_1_mux_testbench
# Top level modules:
          2 1 mux testbench
ModelSim> vsim work._2_1_mux_testbench
# vsim work._2_1_mux_testbench
# Loading work. 2 1 mux testbench
# Loading work. 2 1 mux
add wave -position insertpoint \
sim:/_2_1_mux_testbench/a \
sim:/_2_1_mux_testbench/result \
sim:/_2_1_mux_testbench/s
VSIM 5> step -current
# time = 0, a[0]=1, a[1]=0, s=0, result=1
# time = 20, a[0]=1, a[1]=0, s=1, result=0
VSTM 65
```

### \_4\_1\_mux\_.v module

```
Transcript ====
             2_1_mux_
# vlog -vlog0lcompat -work work +incdir+C:/altera/13.1/workspace/hw3 {C:/altera/13.1/workspace/hw3/_4_1_mux_.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _4_1_mux_
# Top level modules:
          _4_1_mux_
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_4_1_mux_testbench.v # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012 # -- Compiling module _4_1_mux_testbench
# Top level modules:
# _4_1_mux_testbench
ModelSim> vsim work._4_1_mux_testbench
# vsim work._4_1_mux_testbench
# Loading work. 4 1 mux testbench
# Loading work. 4 1 mux
# Loading work. 2 1 mux
add wave -position insertpoint \
sim:/ 4 1 mux testbench/a \
sim:/_4_1_mux_testbench/result \
sim:/_4_1_mux_testbench/s
VSIM 5> step -current
# time = 0, a=0001, s=01, result=0
# time = 20, a=1111, s=10, result=1
VSIM 6>
```

### \_8\_1\_mux\_.v module

```
# -- Compiling module _8_1 mux_
#
Top level modules:
# _8_1 mux_
#
Wolg -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_8_1 mux_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _8_1 mux_testbench
# ** Warning: C:/altera/13.1/workspace/hw3/_8_1 mux_testbench.v(14): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
#
# Top level modules:
# _8_1 mux_testbench
ModelSim > vsim work. _8_1 mux_testbench
# vsim work. _8_1 mux_testbench
# Loading work. _8_1 mux_testbench
# Loading work. _8_1 mux_
# Soding work. _8_1 mux_testbench/a \
sim:/_8_1 mux_testbench/a \
sim:/_8_1 mux_testbench/a \
sim:/_8_1 mux_testbench/s
VSIM 5> step -current
# time = 0, a=00011001, s=011, result=1
# time = 20, a=11110001, s=000, result=1
```

### \_32\_1\_mux\_.v module

```
Transcript ===
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
 # -- Compiling module _32_1_mux_
 # Top level modules:
          _32_1_mux_
 vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_32_1_mux_testbench.v
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
 # -- Compiling module _32_1_mux_testbench
 # Top level modules:
          _32_1_mux_testbench
 ModelSim > vsim work._32_1_mux_testbench
 # vsim work._32_1_mux_testbench
# Loading work._32_1_mux_testbench
  # Loading work._32_1_mux_
 # Loading work._8_1_mux_
# Loading work._4_1_mux_
 # Loading work._2_1_mux_
 add wave -position insertpoint \sim:/_32_1_mux_testbench/a \
 sim:/_32_1_mux_testbench/result \
 sim:/_32_1_mux_testbench/s
 VSIM 5> step -current
 # time = 0, a=00000000011110101001001000011001, s=00111, result=0
# time = 20, a=00000000011110101001001000011001, s=00101, result=0
VSIM 6>
```

### 32 bit and, 32 bit or modules were designed by using 1 bit and/or.

### \_32bit\_and\_.v module

```
🖳 Transcript ===
  vlog -vlog0lcompat -work work +incdir+C:/altera/13.1/workspace/hw3 {C:/altera/13.1/workspace/hw3/_32bit_and_.v}
  Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module _32bit_and_
# Top level modules:
# 32bit and
         _32bit_and_
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_32bit_and_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module 32bit and testbench
# Top level modules:
# _32bit_and_testbench
ModelSim> vsim work._32bit_and_testbench
# vsim work._32bit_and_testbench
# Loading work._32bit_and_testbench
# Loading work._32bit_and_
add wave -position insertpoint
sim:/_32bit_and_testbench/a \
sim:/_32bit_and_testbench/b \
sim:/_32bit_and_testbench/result
VSIM 5> step -current
# time = 0, a=001000010010100000101111000110, b=00101111000000000000011111000110, result=001000010000000000011111000110
# time = 20, a=0000000000000000000001111000110, b=0010111100100000000011111000110, result=0000000000000000001111000110
VSIM 6>
```

### \_32bit\_or\_.v module

```
Transcript =
   vlog -vlog0lcompat -work work +incdir+C:/altera/13.1/workspace/hw3 {C:/altera/13.1/workspace/hw3/32bit or .v}
  Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
# -- Compiling module _32bit_or_
# Top level modules:
            _32bit_or_
vlog -reportprogress 300 -work work C:/altera/l3.1/workspace/hw3/_32bit_or_testbench.v
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov 2 2012
  -- Compiling module _32bit_or_testbench
# Top level modules:
             _32bit_or_testbench
ModelSim> vsim work. 32bit_or_testbench
# vsim work. 32bit_or_testbench
# Loading work._32bit_or_testbench
# Loading work._32bit_or_
add wave -position insertpoint \
sim:/_32bit_or_testbench/a \
sim:/_32bit_or_testbench/b \
sim:/_32bit_or_testbench/result
VSIM 5> step -current
# time = 0, a=0010000100101000010011111000110, b=00101111000000000000011111000110, result=0010111100110000001011111000110
# time = 20, a=000000000000000000000001111000110, b=0010111100101000000011111000110, result=0010111100101000000011111000110
# time = 40, a=000000000000000000000000010000110, b=0000001000000011111000110, result=0000001000000000011111000110
VSIM 6>
```

Here is my alu control truth table and equations for ALUctr.

		PoPaPaPo	func func	C2 G Co Aluselect
instruc	HON	ALUOP	000	110
AND	4	/0000	001	(00)
ADD		222	010	010
SUB		0202	011	001
XOR			(3)	101
NOR		222	101	11.1
OR		0000	XXX	000
ADDI		0001	XXX	110 -
ANDI		0310	XXX	111
02.1		0311	XXX	101
NORI		0100	XXX	ON
BEQ		0101	XXX	OIL
BNE	-	0110	XXX	100
5L71		1022	XXX	011
SW		1201	XXX	511
	3 72 91 9	Po' (F2'F1'	Fo + F2 F1	fo'+ f2f(fo)+
P C0 =	13 182	P, 'Po' (f	P1 + P3P1 2 + F1F0 2 P1P0 +	) + P3 P2P1 + Pa'P2P1+

### \_alu\_control\_.v module:

```
Compiling module alu control testbench
# Top level modules:
        _alu_control_testbench
ModelSim> vsim work. alu control testbench
# vsim work._alu_control_testbench
# Loading work. alu control testbench
# Loading work. alu control
add wave -position insertpoint
sim:/ alu control testbench/alu op \
sim:/ alu control testbench/func \
sim:/_alu_control_testbench/alu_ctr
VSIM 5> step -current
# time = 0, alu op=0000, func=000, aluctr=110
# time = 20, alu op=0000, func=001, aluctr=000
# time = 40, alu_op=0000, func=010, aluctr=010
# time = 60, alu op=0000, func=011, aluctr=001
# time = 80, alu op=0000, func=100, aluctr=101
# time = 100, alu op=0000, func=101, aluctr=111
# time = 120, alu_op=0001, func=000, aluctr=000
# time = 140, alu op=0010, func=000, aluctr=110
# time = 160, alu_op=0011, func=000, aluctr=111
# time = 180, alu op=0100, func=000, aluctr=101
# time = 200, alu_op=0101, func=000, aluctr=011
# time = 220, alu op=0110, func=000, aluctr=011
# time = 240, alu_op=0111, func=000, aluctr=100
# time = 260, alu_op=1000, func=000, aluctr=011
# time = 280, alu_op=1001, func=000, aluctr=011
VSIM 6>
```

In this module, operation is determine according to opcode coming from ALUcontrol.

#### \_alu32\_.v module

In \_alu32\_.v module, each operation is calculated. And then output is generated as result according to opcode. So we have to use a 8x1 multiplexer that takes eight parameters.

#### \_8\_8\_1\_mux\_.v module

```
Transcript
vlog -reportprogress 300 -work work C:/altera/13.1/workspace/hw3/_8_8_1_mux_testbench.v
 # Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov
    -- Compiling module _8_8_1_mux_testbench
# Top level modules:
               _8_8_1_mux_testbench
 ModelSim> vsim work._8_8_1_mux_testbench
# vsim work._8 8_1_mux_testbench
# Loading work._8 8_1_mux_testbench
# Loading work._8 8_1_mux_
 # Loading work._4_1_mux_
# Loading work._2_1_mux_
 add wave -position insertpoint \
 sim:/_8_8_1_mux_testbench/result \
sim:/881 mux_testbench/result \
sim:/881 mux_testbench/op_code \
sim:/881 mux_testbench/a7 \
sim:/881 mux_testbench/a6 \
sim:/881 mux_testbench/a5 \
sim:/_0.8 i_mux_testbench/a4 \
sim:/_8.8 i_mux_testbench/a3 \
sim:/_8.8 i_mux_testbench/a2 \
sim:/_8.8 i_mux_testbench/a1 \
sim:/_8.8 i_mux_testbench/a1 \
sim:/_8.8 i_mux_testbench/a0
 VSIM 5> step -current
# time = 0, a0=1, a1=1, a2=0, a3=0, a4=1, a5=1, a6=0, a7=1, op_code=000, result=1
# time = 20, a0=1, a1=1, a2=0, a3=0, a4=1, a5=1, a6=0, a7=1, op_code=110, result=0
VSIM 6>
```

#### Here is truth table of control unit.

RegDst	1	10	0	0	0	0	0	X	* X
ALUSTE	0	11	1	1	1	11	1	1	00
Nemtoleg	)	0	0	0	0	0	(1)	X	XX
· Regurite	1	1	1	1	1	1	1	2	00
Mempesd	0	0	0	0	0	0	1	0	00
Menwrite	0	0	0	0	0	0	0	1	00
Bronch	0	10	0	0	0	0	0	0	46
MLUOP3	0	.0	1)	0	0	0	1	1	00
ALUGP2	0	0	0	0	1	-10	0	0	11
ALUGPI	0	0	1	1	0	1	0	0	01
PLUSPS	0	9)	0	6	0	1	0	1	10
Branch not	0	0	0	0	0	0	0	0	01
0.									

#### control .v module:

```
🖳 Transcript 💳
ModelSim> vsim work._control_testbench
 # vsim work. control testbench
# Loading work._control_testbench
# Loading work._control_
add wave -position insertpoint \
sim:/_control_testbench/RegWrite \
sim:/_control_testbench/RegDst \
 sim:/_control_testbench/Opcode \
sim:/_control_testbench/MemtoReg \
sim:/_control_testbench/MemWrite \
 sim:/_control_testbench/MemRead \
sim:/_control_testbench/BranchNot \
sim:/_control_testbench/Branch \
 sim:/_control_testbench/ALUSrc \
sim:/_control_testbench/ALUOp
VSIM 5> step -current
# time = 0, RegDst=1, ALUSrc=0, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, Branch=0, ALUOp=0000, Opcode=0000
# time = 20, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, Branch=0, ALUOp=0001, Opcode=0001
# time = 40, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, Branch=0, ALUOp=0010, Opcode=0010
# time = 40, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, BranchNot=0, ALUOp=0011, Opcode=0010 # time = 80, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, BranchNot=0, ALUOp=0100, Opcode=0100 # time = 100, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=1, MemRead=0, MemWrite=0, Branch=0, BranchNot=0, ALUOp=0111, Opcode=0111 # time = 120, RegDst=0, ALUSrc=1, MemtoReg=1, RegWrite=1, MemRead=1, MemWrite=0, Branch=0, BranchNot=0, ALUOp=1010, Opcode=1000
 # time = 140, RegDst=0, ALUSrc=1, MemtoReg=0, RegWrite=0, MemRead=0, MemWrite=1, Branch=0, BranchBot=0, ALUOp=1001, Opcode=1001 # time = 160, RegDst=0, ALUSrc=0, MemtoReg=0, RegWrite=0, MemRead=0, MemWrite=0, Branch=1, BranchBot=0, ALUOp=0101, Opcode=0101 # time = 180, RegDst=0, ALUSrc=0, MemtoReg=0, RegWrite=0, MemRead=0, MemWrite=0, Branch=0, BranchBot=1, ALUOp=0110, Opcode=0110
VSIM 6>
```

### \_instruction\_memory\_.v module

```
sim:/_instruction_memory_testbench/read_address \
sim:/ instruction memory testbench/ clock \
sim:/ instruction memory testbench/instruction
VSIM 5> step -current
# time = 0, read_address=000000, instruction=0000011010001000
# time = 100, read_address=000001, instruction=0000011010001000
# time = 200, read_address=000010, instruction=0001000100000100
# time = 300, read_address=000011, instruction=0000010010011001
# time = 400, read_address=000100, instruction=0010000100000001
time = 500, read_address=000101, instruction=0000001000010010
time = 600, read_address=000110, instruction=0011000001000100
# time = 700, read_address=000111, instruction=0000010010010011
time = 800, read_address=001000, instruction=0100000100000010
time = 900, read address=001001, instruction=0000101001010100
# time = 1000, read_address=001010, instruction=0111010001000001
# time = 1100, read_address=001011, instruction=0000100101010101
# time = 1200, read_address=001100, instruction=100010000000001
# time = 1300, read_address=001101, instruction=1001010101000010
# time = 1400, read_address=001110, instruction=0000101010001000
# time = 1500, read_address=001111, instruction=0001000101100100
# time = 1600, read_address=010000, instruction=0000000110011001
time = 1700, read_address=010001, instruction=0010001100000001
time = 1800, read_address=010010, instruction=0000111000010010
# time = 1900, read_address=010011, instruction=0011001001000100
time = 2000, read_address=010100, instruction=0000010010110011
time = 2100, read_address=010101, instruction=0100001100000010
# time = 2200, read_address=010110, instruction=0000100001010100
# time = 2300, read_address=010111, instruction=0111010011000001
# time = 2400, read_address=011000, instruction=0000100111010101
# time = 2500, read address=011001, instruction=1000101000000001
# time = 2600, read address=011010, instruction=1001010001000010
```

If number is negative, it is extended with 1 to 32 bits binary number.


Else, extended with 0.

#### sign extend .v module

### \_register\_.v module

```
# Top level modules:
      _register_testbench
ModelSim> vsim work._register_testbench
# vsim work. register testbench
# Loading work._register_testbench
# Loading work._register
add wave -position insertpoint \
sim:/_register_testbench/write_reg \
sim:/_register_testbench/read_regl \
sim:/_register_testbench/read_reg2 \
sim:/_register_testbench/write_data \
sim:/ register testbench/reg write \
sim:/_register_testbench/_clock \
sim:/_register_testbench/read_datal \
sim:/_register_testbench/read_data2
VSIM 6> step -current
# time = 0, read_datal=00000000000000000000000000000011, read_data2=0111111111111111111100000000000000, read_regl=010, read_reg2=011, write_reg=001, write_data=00000000001110000000000000111, red_write=1
VSIM 7>
```

In the below, left one is before of register.txt; right one is after register.txt. Because of reg\_write is 1 in \_register\_testbench.v file, data is written to 1th index.



# \_data\_memory\_.v module

#### Before write to memory:

```
图 | 84 46 67 | 準 年 | 10 10 10 10 10 10 10 20 | 20 | 22 | 23 1 24 | 🗎 🗏 📳
   // memory data file (do not edit the following line - required for mem load use)
2
    // instance=/ mini mips testbench /io/io8/cells
3
    // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
   6
   0000000000000000000000000000011
8
   1111111111111111111111111111111100
   9
LO
   00000000000000000000000000000110
   000000000000000000000000000000111
11
    12
   000000000000000000000000000001001
13
   L 4
1.5
   000000000000000000000000000001011
   000000000000000000000000000001100
16
   00000000000000000000000000001101
١8
    000000000000000000000000000001110
   00000000000000000000000000001111
    20
    22
    000000000000000000000000000010011
23
24
   000000000000000000000000000010100
   2.5
   000000000000000000000000000010110
26
   000000000000000000000000000010111
27
   000000000000000000000000000011000
28
   000000000000000000000000000011001
29
30
   000000000000000000000000000011010
31
   000000000000000000000000000011011
32
   000000000000000000000000000011100
   00000000000000000000000000011101
```

## After writing to memory:

```
// memory data file (do not edit the following line - required for mem load use)
2
    // instance=/_data_memory_testbench/io/cells
    // format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
    00000000000000000000000000000011
    1111111111111111111111111111111100
8
9
    10
    00000000000000000000000000000110
    00000000000111000000000000000111
11
    12
    000000000000000000000000000001001
13
    000000000000000000000000000001010
14
    000000000000000000000000000001011
15
    00000000000000000000000000001100
16
17
    00000000000000000000000000001101
    000000000000000000000000000001110
18
    00000000000000000000000000001111
19
    20
21
    000000000000000000000000000010001
    22
    000000000000000000000000000010011
23
24
    000000000000000000000000000010100
    0000000000000000000000000000010101
25
26
    000000000000000000000000000010110
    000000000000000000000000000010111
27
28
    00000000000000000000000000011000
29
    00000000000000000000000000011001
    00000000000000000000000000011010
30
    00000000000000000000000000011011
31
    000000000000000000000000000011100
32
    000000000000000000000000000011101
```

A multiplexer is designed that decides whether the result calculated by the ALU or the value read from the memory will be written to the register and takes two 32 bits numbers.

# \_2\_1\_mux\_32bit\_.v module

The 2x1 multiplexer is designed that takes two seperate numbers(a, b) instead of an array(a[1:0]).

## \_2\_1\_2I\_mux\_.v module

#### Here is main module.

### mini\_mips.v module

```
add wave -position insertpoint \
sim:/ mini mips testbench / clock
 _mini_mips_testbench_/read_address
sim:/
VSIM 5> step -current
e=0000, Rs=010, Rt=010, immediate=011001
=0010, Rs=000, Rt=100, immediate=000001
=0000, Rs=001, Rt=000, immediate=010010
Opcode=0011, Rs=000, Rt=001, immediate=000100
Opcode=0000, Rs=010, Rt=010, immediate=010011
Opcode=0100, Rs=000, Rt=100, immediate=000010
Opcode=0000, Rs=101, Rt=001, immediate=010100
read_datal=11111111111111111111111111111111100,
            Opcode=0000, Rs=100, Rt=101, immediate=010101
Opcode=0001, Rs=000, Rt=101, immediate=100100
Opcode=0000, Rs=000, Rt=110, immediate=011001
read datal=0000000000000000000000000011110, read data2=1110000000011010010010010101, Result=1110000000011001010100110011
```

```
🖳 Transcript =
Opcode=0000, Rs=101, Rt=001, immediate=010100
read datal=111111111111111111111111111111100,
               Opcode=0000, Rs=100, Rt=101, immediate=010101
de=1000, Rs=100, Rt=000, immediate=000001
Opcode=0000, Rs=101, Rt=010, immediate=001000
Opcode=0000, Rs=000, Rt=110, immediate=011001
read_datal=0000000000000000000000000011110, read_data2=111000000011001001001001011, Result=111000000011001100110011
read datal=11001010110000000000000000001010010, read data2=0000000000000000000011110, Result=110010101100000000000000111100
  =0011, Rs=001, Rt=001, immediate=000100
Opcode=0000, Rs=010, Rt=010, immediate=110011
Opcode=0100, Rs=001, Rt=100, immediate=000010
Opcode=0111, Rs=010, Rt=011, immediate=000001
=0000, Rs=100, Rt=111, immediate=010101
Opcode=1000, Rs=101, Rt=000, immediate=000001
de=1001, Rs=010, Rt=001, immediate=000010
read_datal=11001011000000000000000000101011, read_data2=111111111111111111111111111010, Result=1100101100000000000000001010101
VSIM 6>
```

#### **Before registers.txt:**

```
1
   2
   3
   00000000000000000000000000000011
4
   01111111111111111110000000000000000
5
   01001010011110000000001100010100
6
   1111111111111111111111111111111100
   1110000000011000101010010010010101
7
   110010101100000000000000001010010
8
9
```

### After testbench of mini\_mips module is run, state of registers.txt.