

# HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2021 Fall

# Verilog Assignment 1

December 6, 2021

Student name: Metin Eren Oktay  $Student\ Number: \\ 2210356137$ 

## 1 Problem Definition

We are required to create a combinational circuit using a 2x4 decoder and a 4x1 MUX in Verilog to learn basics of Verilog and Vivado.

# 2 Verilog Code Solutions

#### 2.1 Decoder 2x4

```
1 module decoder_2x4(
2     input[1:0] A,
3     output[3:0] D
4     );
5     assign D[3] = (A[0]) && (A[1]);
6     assign D[2] = (!(A[0])) && (A[1]);
7     assign D[1] = (A[0]) && (!(A[1]));
8     assign D[0] = (!(A[0])) && (!(A[1]));
9 endmodule
```

#### 2.2 Mux 4x1

```
module mux_4x1(
       input[3:0] i,
       input[1:0] s,
       output F
  );
       wire s1neg, s0neg, T1, T2, T3, T4;
       not (s0neg, s[0]), (s1neg, s[1]), (i1neg, i[1]), (i2neg, i[2]);
7
       and (T1, i[0], s0neg, s1neg);
8
       and (T2, i[1], s[0], s1neg);
9
10
       and (T3, i[2], s0neg, s[1]);
       and (T4, i[3], s[0], s[1]);
11
       or(F, T1, T2, T3, T4);
12
   endmodule
```

#### 2.3 Circuit

```
'include "dec.v"
  'include "mu.v"
3 module circuit(
       input a,
       input b,
       input c,
6
       input d,
       output F
8
  );
       wire [3:0] Carries;
10
       decoder_2x4 DE(.A({a,b}), .D(Carries));
       mux_4x1 MU(.i(Carries), .s({c,d}), .F(F));
  endmodule
```

# 3 Testbench Waveforms

## 3.1 Decoder 2x4 TB

#### 3.2 MUX 4x1 TB

```
module mux_4x1_tb;
       reg [3:0] i;
2
       reg [1:0] s;
3
       wire F;
4
       mux_4x1 uut(.i(i), .s(s), .F(F));
       initial begin
6
           s[1]=1'b0; s[0]=1'b0; i[3]=1'b0; i[2]=1'b0; i[1]=1'b0; i[0]=1'b1;
           #5 s[1]=1'b0; s[0]=1'b0; i[3]=1'b1; i[2]=1'b1; i[1]=1'b1; i[0]=1'b0;
8
           #5 s[1]=1'b0; s[0]=1'b1; i[3]=1'b0; i[2]=1'b0; i[1]=1'b1; i[0]=1'b0;
           #5 s[1]=1'b0; s[0]=1'b1; i[3]=1'b1; i[2]=1'b1; i[1]=1'b0; i[0]=1'b1;
10
           #5 s[1]=1'b1; s[0]=1'b0; i[3]=1'b0; i[2]=1'b1; i[1]=1'b0; i[0]=1'b0;
11
           #5 s[1]=1'b1; s[0]=1'b0; i[3]=1'b1; i[2]=1'b0; i[1]=1'b1; i[0]=1'b1;
12
           #5 s[1]=1'b1; s[0]=1'b1; i[3]=1'b1; i[2]=1'b0; i[1]=1'b0; i[0]=1'b0;
13
           #5 s[1]=1'b1; s[0]=1'b1; i[3]=1'b0; i[2]=1'b1; i[1]=1'b1; i[0]=1'b1;
14
           #5 $finish;
15
16
       end
   endmodule
```

#### 3.3 Circuit TB

```
module circuit_tb;
1
       reg a;
2
       reg b;
3
       reg c;
4
5
       reg d;
       wire F;
6
       circuit uut(.a(a), .b(b), .c(c), .d(d), .F(F));
7
       initial begin
           a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b0;
9
           #5 a = 1'b0; b = 1'b0; c = 1'b0; d = 1'b1;
10
           #5 a = 1'b0; b = 1'b0; c = 1'b1; d = 1'b0;
11
           #5 a = 1'b0; b = 1'b0; c = 1'b1; d = 1'b1;
12
           #5 a = 1'b0; b = 1'b1; c = 1'b0; d = 1'b0;
13
           #5 a = 1'b0; b = 1'b1; c = 1'b0; d = 1'b1;
14
           #5 a = 1'b0; b = 1'b1; c = 1'b1; d = 1'b0;
15
           #5 a = 1'b0; b = 1'b1; c = 1'b1; d = 1'b1;
16
           #5 a = 1'b1; b = 1'b0; c = 1'b0; d = 1'b0;
17
           #5 a = 1'b1; b = 1'b0; c = 1'b0; d = 1'b1;
18
           #5 a = 1'b1; b = 1'b0; c = 1'b1; d = 1'b0;
19
           #5 a = 1'b1; b = 1'b0; c = 1'b1; d = 1'b1;
20
           #5 a = 1'b1; b = 1'b1; c = 1'b0; d = 1'b0;
21
           #5 a = 1'b1; b = 1'b1; c = 1'b0; d = 1'b1;
           #5 a = 1'b1; b = 1'b1; c = 1'b1; d = 1'b0;
23
           #5 a = 1'b1; b = 1'b1; c = 1'b1; d = 1'b1;
24
           #5 $finish;
25
```

# 4 Waveforms




Figure 1: Decoder 2x4




Figure 2: MUX 4X1




Figure 3: Circuit

# 5 Correctness of the Circuit

I designed a 2x4 decoder, a 4x1 multiplexer and combined these to implement a combinational circuit. As you can see below; giving the combinational circuit, you can get accurate outputs.




Figure 4: Decoder 2x4

# References

• Mux implementation reference