



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2021 FALL

Verilog Assignment 2

December 22, 2021

Student name:
Metin Eren OKTAY

Student Number:
2210356137

1 Problem Definition of The Implementation with D Flip-Flops

We are required to create a sequential circuit that recognizes at least two 1's and an odd number of 0's using D flip-flops in Verilog.

2 Transition Table for Implementation Using D Flip-Flop

Present State			Input	Next State			Output
A	B	C	x	A	B	C	F
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1

Figure 1: Transition Table for Implementation Using D Flip-Flop

3 D Flip-Flop And Output Equations Using K-Maps




Figure 2: D Flip-Flop And Output K-Maps

4 Design Schematic with D Flip-Flops




Figure 3: Design Schematic with D Flip-Flops

5 Verilog Code Solutions with D Flip-Flops

5.1 dff

```

1  `timescale 1ns / 1ps
2  module dff (input d,
3              input rst,
4              input clk,
5              output reg q);
6      always @(posedge clk or posedge rst)
7      begin
8          if(rst)
9              q <= 0;
10         else
11             q <= d;
12     end
13 endmodule

```

5.2 machine_d

```
1  'timescale 1ns / 1ps
2  module machine_d(
3      input x,
4      input rst,
5      input clk,
6      output F
7  );
8      //current_state[2] = A
9      //current_state[1] = B
10     //current_state[0] = C
11     reg [2:0] current_state = 3'b000;
12     //next_state[2] = d_A
13     //next_state[1] = d_B
14     //next_state[0] = d_C
15     wire [2:0] next_state;
16     dff d_A (
17         .d((current_state[2])|(current_state[1]&x)),
18         .clk(clk),
19         .rst(rst),
20         .q(next_state[2]));
21     dff d_B (
22         .d((current_state[1]&(~x))|(~current_state[2]&~current_state[1]&x)),
23         .clk(clk),
24         .rst(rst),
25         .q(next_state[1]));
26     dff d_C (
27         .d((~current_state[0]&(~x))|(current_state[0]&x)),
28         .clk(clk),
29         .rst(rst),
30         .q(next_state[0]));
31     always @(rst or next_state) begin
32         if(rst) begin current_state <= 3'b000; end
33         else begin current_state <= next_state; end
34     end
35     assign F = (current_state[2]&current_state[0]);
36 endmodule
```

5.3 machine_d_tb

```

1  'timescale 1ns / 1ps
2  module machine_d_tb;
3      reg x;
4      reg rst;
5      reg clk;
6      wire F;
7      machine_d uut(.x(x), .rst(rst), .clk(clk), .F(F));
8      reg[19:0] input_data_1;
9      integer shift_amount_1;
10     initial begin
11         input_data_1=20'b111100000000111000100;
12         shift_amount_1=0;
13         x=0; rst=1; #22;
14         rst=1; #5;
15         rst=0; #98;
16         rst=1; #2;
17         rst=0; #93;
18         $finish;
19     end
20     initial begin
21         clk=1;
22         forever begin
23             #5;
24             clk=~clk;
25         end
26     end
27     always @(posedge clk or posedge rst) begin
28         #2;x=input_data_1>>shift_amount_1;
29         shift_amount_1=shift_amount_1+1;
30     end
31 endmodule

```

6 Waveform of The Implementation with D Flip-Flops




Figure 4: Waveform of machine_d

7 Results for The Implementation with D Flip-Flops

As you can see below; D flip-flops that assigns the values of states are triggered on the rising edges of the both clk and the rst signals, current_state values and output change according to the characteristic equations of the D flip-flops such that $dA=A+Bx$, $dB=Bx'+A'B'x$, $dC=C'x'+Cx$, $F=AC$ and if a reset occurs, state goes back to the initial state.



Figure 5: Waveform of machine_d with Explanations

8 Problem Definition of The Implementation with JK Flip-Flops

We are required to create a sequential circuit that recognizes at least two 1's and an odd number of 0's using JK flip-flops in Verilog.

9 Transition Table for Implementation Using JK Flip-Flop

Present State			Input	Next State			Output	JK Flip-Flop A		JK Flip-Flop B		JK Flip-Flop C	
A	B	C	x	A	B	C	F	JA	KA	JB	KB	JC	KC
0	0	0	0	0	0	1	0	0	X	0	X	1	X
0	0	0	1	0	1	0	0	0	X	1	X	0	X
0	0	1	0	0	0	0	0	0	X	0	X	X	1
0	0	1	1	0	1	1	0	0	X	1	X	X	0
0	1	0	0	0	1	1	0	0	X	X	0	1	X
0	1	0	1	1	0	0	0	1	X	X	1	0	X
0	1	1	0	0	1	0	0	0	X	X	0	X	1
0	1	1	1	1	0	1	0	1	X	X	1	X	0
1	0	0	0	1	0	1	0	X	0	0	X	1	X
1	0	0	1	1	0	0	0	X	0	0	X	0	X
1	0	1	0	1	0	0	1	X	0	0	X	X	1
1	0	1	1	1	0	1	1	X	0	0	X	X	0

Figure 6: Transition Table for Implementation Using JK Flip-Flop

10 JK Flip-Flop And Output Equations Using K-Maps




Figure 7: JK Flip-Flop And Output K-Maps

11 Design Schematic with JK Flip-Flops




Figure 8: Design Schematic with JK Flip-Flops

12 Verilog Code Solutions with JK Flip-Flops

12.1 jkff

```
1  `timescale 1ns / 1ps
2  module jkff (input j,
3              input k,
4              input rst,
5              input clk,
6              output reg q);
7      always @(posedge clk or posedge rst)
8      begin
9          if(rst)begin
10             q <= 1'b0;
11         end
12         else begin
13             case({j,k})
14                 2'b00: begin
15                     q <= q;
16                 end
17                 2'b01: begin
18                     q <= 0;
19                 end
20                 2'b10: begin
21                     q <= 1;
22                 end
23                 2'b11: begin
24                     q <= ~q;
25                 end
26             endcase
27         end
28     end
29 endmodule
```

12.2 machine_jk

```
1  `timescale 1ns / 1ps
2  module machine_jk(
3      input x,
4      input rst,
5      input clk,
6      output F
7  );
8      //current_state[2] = A
9      //current_state[1] = B
10     //current_state[0] = C
11     reg [2:0] current_state_jk = 3'b000;
12     //next_state[2] = d_A
13     //next_state[1] = d_B
14     //next_state[0] = d_C
15     wire [2:0] next_state_jk;
16     jkff jk_A (
17         .j(current_state_jk[1]&x),
18         .k(~current_state_jk[2] | current_state_jk[1]),
19         .clk(clk),
20         .rst(rst),
21         .q(next_state_jk[2]));
22     jkff jk_B (
23         .j(~current_state_jk[2]&x),
24         .k(current_state_jk[1]&x),
25         .clk(clk),
26         .rst(rst),
27         .q(next_state_jk[1]));
28     jkff jk_C (
29         .j(~current_state_jk[0]&~x),
30         .k(current_state_jk[0]&~x),
31         .clk(clk),
32         .rst(rst),
33         .q(next_state_jk[0]));
34     always @(rst or next_state_jk) begin
35         if(rst) begin current_state_jk <= 3'b000; end
36         else begin current_state_jk <= next_state_jk; end
37     end
38     assign F = (current_state_jk[2]&current_state_jk[0]);
39 endmodule
```

12.3 machine_jk_tb

```

1  'timescale 1ns / 1ps
2  module machine_jk_tb;
3      reg x;
4      reg rst;
5      reg clk;
6      wire F;
7      machine_jk uut(.x(x), .rst(rst), .clk(clk), .F(F));
8      reg[19:0] input_data_2;
9      integer shift_amount_2;
10     initial begin
11         input_data_2=20'b111100000000111000100;
12         shift_amount_2=0;
13         x=0; rst=1; #22;
14         rst=1; #5;
15         rst=0; #98;
16         rst=1; #2;
17         rst=0; #93;
18         $finish;
19     end
20     initial begin
21         clk=1;
22         forever begin
23             #5;
24             clk=~clk;
25         end
26     end
27     always @(posedge clk or posedge rst) begin
28         #2; x=input_data_2>>shift_amount_2;
29         shift_amount_2=shift_amount_2+1;
30     end
31 endmodule

```

13 Waveform of The Implementation with JK Flip-Flops




Figure 9: Waveform of machine_jk

14 Results for The Implementation with D Flip-Flops

As you can see below; JK flip-flops that assigns the values of states are triggered on the rising edges of the both clk and the rst signals. If a reset occurs, state goes back to the initial state. current_state values and output change according to the characteristic equations of the JK flip-flops such that $jA=Bx$, $kA=A'+B$, $jB=A'x$, $kB=Bx$, $jC=C'x'$, $kC=Cx'$, $F=AC$.




Figure 10: Waveform of machine_jk with Explanations

References

- Reference for Verilog Code for Rising Edge D Flip-Flop with Asynchronous Reset High Level
- Reference for Verilog Code for JK Flip-Flop