

HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2021 Fall

Verilog Assignment 2

December 22, 2021

Student name: Metin Eren Oktay $Student\ Number: \\ 2210356137$

1 Problem Definition of The Implementation with D Flip-Flops

We are required to create a sequential circuit that recognizes at least two 1's and an odd number of 0's using D flip-flops in Verilog.

2 Transition Table for Implementation Using D Flip-Flop

Р	resent Stat	e	Input		Output		
Α	В	С	х	Α	В	С	F
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1

Figure 1: Transition Table for Implementation Using D Flip-Flop

3 D Flip-Flop And Output Equations Using K-Maps




Figure 2: D Flip-Flop And Output K-Maps

4 Design Schematic with D Flip-Flops




Figure 3: Design Schematic with D Flip-Flops

5 Verilog Code Solutions with D Flip-Flops

5.1 dff

```
'timescale 1ns / 1ps
   module dff (input d,
                  input rst,
                  input clk,
                  output reg q);
       always @(posedge clk or posedge rst)
       begin
            if(rst)
                q  <= 0;
            else
10
                q \le d;
11
       end
12
   endmodule
```

5.2 machine_d

```
'timescale 1ns / 1ps
   module machine_d(
       input x,
3
       input rst,
4
       input clk,
       output F
6
       );
       //current_state[2] = A
8
       //current_state[1] = B
       //current_state[0] = C
10
       reg [2:0] current_state = 3'b000;
       //next_state[2] = d_A
       //next_state[1] = d_B
13
       //next_state[0] = d_C
14
       wire [2:0] next_state;
15
       dff d_A (
16
                     .d((current_state[2])|(current_state[1]&x)),
17
                     .clk(clk),
18
                     .rst(rst),
19
                     .q(next_state[2]));
20
       dff d_B (
21
22
                     .d((current_state[1]\&(^x))|(^current_state[2]\&^current_state[1]\&x)),
                     .clk(clk),
23
                     .rst(rst),
                     .q(next_state[1]));
25
       dff d_C (
                     .d((\text{``current\_state}[0]\&(\text{``x}))|(\text{current\_state}[0]\&x)),
27
                     .clk(clk),
                     .rst(rst),
29
                     .q(next_state[0]));
       always @(rst or next_state) begin
            if(rst) begin current_state <= 3'b000; end</pre>
32
            else begin current_state <= next_state; end</pre>
33
34
       assign F = (current_state[2]&current_state[0]);
  endmodule
```

5.3 machine_d_tb

```
'timescale 1ns / 1ps
   module machine_d_tb;
       reg x;
       reg rst;
       reg clk;
       wire F;
6
       machine_d uut(.x(x), .rst(rst), .clk(clk), .F(F));
       reg[19:0] input_data_1;
8
       integer shift_amount_1;
       initial begin
10
            input_data_1=20'b11110000000111000100;
11
            shift_amount_1=0;
12
           x=0; rst=1; #22;
13
           rst=1; #5;
14
           rst=0; #98;
15
           rst=1; #2;
16
           rst=0; #93;
17
            $finish;
18
19
       initial begin
20
           clk=1;
21
            forever begin
                #5;
23
                clk=~clk;
            end
25
       end
       always @(posedge clk or posedge rst) begin
27
            #2; x=input_data_1 >> shift_amount_1;
            shift_amount_1=shift_amount_1+1;
29
       end
   endmodule
```

6 Waveform of The Implementation with D Flip-Flops




Figure 4: Waveform of machine_d

7 Results for The Implementation with D Flip-Flops

As you can see below; D flip-flops that assigns the values of states are triggered on the rising edges of the both clk and the rst signals, current_state values and output change according to the characteristic equations of the D flip-flops such that dA=A+Bx, dB=Bx'+A'B'x, dC=C'x'+Cx, F=AC and if a reset occurs, state goes back to the initial state.




Figure 5: Waveform of machine_d with Explanations

8 Problem Definition of The Implementation with JK Flip-Flops

We are required to create a sequential circuit that recognizes at least two 1's and an odd number of 0's using JK flip-flops in Verilog.

9 Transition Table for Implementation Using JK Flip-Flop

Present State		Input	Next State			Output	JK Flip-Flop A		JK Flip-Flop B		JK Flip-Flop C		
Α	В	С	x	Α	В	С	F	JA	KA	JB	КВ	JC	KC
0	0	0	0	0	0	1	0	0	Х	0	X	1	X
0	0	0	1	0	1	0	0	0	Х	1	X	0	X
0	0	1	0	0	0	0	0	0	Х	0	X	Х	1
0	0	1	1	0	1	1	0	0	Х	1	Х	Х	0
0	1	0	0	0	1	1	0	0	Х	Х	0	1	Х
0	1	0	1	1	0	0	0	1	Х	Х	1	0	X
0	1	1	0	0	1	0	0	0	Х	Х	0	Х	1
0	1	1	1	1	0	1	0	1	Х	Х	1	Х	0
1	0	0	0	1	0	1	0	Χ	0	0	X	1	Х
1	0	0	1	1	0	0	0	X	0	0	X	0	Х
1	0	1	0	1	0	0	1	Х	0	0	X	Х	1
1	0	1	1	1	0	1	1	X	0	0	X	X	0

Figure 6: Transition Table for Implementation Using JK Flip-Flop

10 JK Flip-Flop And Output Equations Using K-Maps




Figure 7: JK Flip-Flop And Output K-Maps

11 Design Schematic with JK Flip-Flops




Figure 8: Design Schematic with JK Flip-Flops

12 Verilog Code Solutions with JK Flip-Flops

12.1 jkff

```
'timescale 1ns / 1ps
   module jkff (input j,
                   input k,
                   input rst,
4
                   input clk,
5
                   output reg q);
       always @(posedge clk or posedge rst)
       begin
            if(rst)begin
                 q <= 1'b0;
                 end
11
            else begin
                 case({j,k})
13
                     2'b00: begin
                          q \le q;
15
                     end
16
                     2'b01: begin
17
                          q \ll 0;
18
                     end
19
                     2'b10: begin
20
                          q <= 1;
^{21}
                     end
22
                     2'b11: begin
24
                          q \le q;
                     end
                 endcase
26
            end
27
       end
28
  endmodule
```

12.2 machine_jk

```
'timescale 1ns / 1ps
   module machine_jk(
       input x,
3
       input rst,
4
       input clk,
       output F
6
       );
       //current_state[2] = A
8
       //current_state[1] = B
       //current_state[0] = C
10
       reg [2:0] current_state_jk = 3'b000;
       //next_state[2] = d_A
       //next_state[1] = d_B
13
       //next_state[0] = d_C
14
       wire [2:0] next_state_jk;
15
       jkff jk_A (
16
                     .j(current_state_jk[1]&x),
17
                    .k(~current_state_jk[2] | current_state_jk[1]),
18
                     .clk(clk),
19
                     .rst(rst),
20
                     .q(next_state_jk[2]));
21
       jkff jk_B (
                     .j(~current_state_jk[2]&x),
23
                     .k(current_state_jk[1]&x),
                    .clk(clk),
25
                     .rst(rst),
                     .q(next_state_jk[1]));
27
       jkff jk_C (
                    .j(~current_state_jk[0]&~x),
29
                     .k(current_state_jk[0]&~x),
30
                    .clk(clk),
31
32
                    .rst(rst),
                     .q(next_state_jk[0]));
       always @(rst or next_state_jk) begin
34
            if(rst) begin current_state_jk <= 3'b000; end</pre>
            else begin current_state_jk <= next_state_jk; end</pre>
36
37
       end
       assign F = (current_state_jk[2]&current_state_jk[0]);
38
   endmodule
```

12.3 machine_jk_tb

```
'timescale 1ns / 1ps
   module machine_jk_tb;
       reg x;
       reg rst;
4
       reg clk;
       wire F;
6
       machine_jk uut(.x(x), .rst(rst), .clk(clk), .F(F));
       reg[19:0] input_data_2;
8
       integer shift_amount_2;
       initial begin
10
            input_data_2=20'b11110000000111000100;
11
            shift_amount_2=0;
12
           x=0; rst=1; #22;
13
           rst=1; #5;
14
           rst=0; #98;
15
           rst=1; #2;
16
           rst=0; #93;
17
            $finish;
18
19
       initial begin
20
           clk=1;
21
            forever begin
                #5;
23
                clk=~clk;
            end
25
       end
       always @(posedge clk or posedge rst) begin
27
            #2; x=input_data_2>>shift_amount_2;
            shift_amount_2=shift_amount_2+1;
29
       end
   endmodule
```

13 Waveform of The Implementation with JK Flip-Flops



Figure 9: Waveform of machine_jk

14 Results for The Implementation with D Flip-Flops

As you can see below; JK flip-flops that assigns the values of states are triggered on the rising edges of the both clk and the rst signals. If a reset occurs, state goes back to the initial state. current_state values and output change according to the characteristic equations of the JK flip-flops such that jA=Bx, kA=A'+B, jB=A'x, kB=Bx, jC=C'x', kC=Cx', F=AC.




Figure 10: Waveform of machine_jk with Explanations

References

- Reference for Verilog Code for Rising Edge D Flip-Flop with Asynchronous Reset High Level
- Reference for Verilog Code for JK Flip-Flop