

# CprE 381: Computer Organization and Assembly-Level Programming

## Project Part 1 Report

Team Members: \_\_\_\_\_Eli von Nordheim\_\_\_\_\_


\_\_\_\_\_Sam Forde\_\_\_\_\_

\_\_\_\_\_

Project Teams Group #: \_\_Sec B 02\_\_\_\_\_

*Refer to the highlighted language in the project 1 instruction for the context of the following questions.*

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.



[Part 2 (a.i)] Create a spreadsheet detailing the list of  $M$  instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a



execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.

|                    | Msgs      |           |  |          |  |          |  |          |  |
|--------------------|-----------|-----------|--|----------|--|----------|--|----------|--|
| logic/s_pcOUT      | -No Data- | {00400000 |  | 00400604 |  |          |  |          |  |
| logic/s_immed      | -No Data- | {00000000 |  |          |  | AF321604 |  |          |  |
| logic/s_pcWRITE    | -No Data- | {00400004 |  | 08000004 |  | BD085E18 |  | 00403400 |  |
| logic/s_JUMPRETVAL | -No Data- | {XXXXXXXX |  |          |  |          |  | 00403400 |  |
| logic/s_JALVAL     | -No Data- | {00400004 |  | 00400608 |  |          |  |          |  |
| logic/s_JADD       | -No Data- | {00000000 |  | 20000001 |  |          |  |          |  |
| logic/s_Jump       | -No Data- |           |  |          |  |          |  |          |  |
| logic/s_Mux1s      | -No Data- |           |  |          |  |          |  |          |  |
| logic/s_JUMPRET    | -No Data- |           |  |          |  |          |  |          |  |

This simulation looks at the different functions of the fetch logic and tests each of them. The first 10 ns test the standard increment. The next 10 tests a jump, where the output is the shifted and augmented input from the j type instruction. The next part tests the branch path, where the immediate value is added to the current instruction counter. The final part is the Jump Register, where the output from the registers is multiplexed into the fetch logic.

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

srl shifts bits to the right filling in 0s as bits are shifted out, sra shifts to the right but fills in the sign bit. There is no sla because sla can be accomplished by adding a number to itself per shift.

[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

The code implements right shifting using a barrel shifter where the 0s are instead connected to a mux that can select between 0 and the sign bit. Left shifting is implemented by inverting both the input and the output of the barrel shifter.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

If both the input and output are inverted, the barrel shifter will shift left instead of right

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations

| Wave - Default         | Msgs        |  |          |          |           |           |           |          |          |           |           |           |          |           |           |           |           |  |  |
|------------------------|-------------|--|----------|----------|-----------|-----------|-----------|----------|----------|-----------|-----------|-----------|----------|-----------|-----------|-----------|-----------|--|--|
| /tb_barrelshifter/s... | 5'h03       |  | 00       | 01       | 02        | 03        | 00        | 01       | 02       | 03        | 00        | 01        | 02       | 03        |           |           |           |  |  |
| /tb_barrelshifter/s... | 32h12345678 |  | 00000000 | 12345678 |           |           | 00000000  | 12345678 |          |           | 00000000  | F2345678  |          |           |           |           |           |  |  |
| /tb_barrelshifter/s... | 0           |  | 00000000 | 12345678 | 091A2B... | 048D15... | 02468A... | 00000000 | 12345678 | 2468AC... | 48D159... | 91A2B3... | 00000000 | F23456... | F91A2B... | FC8D15... | FE468A... |  |  |
| /tb_barrelshifter/s... | 32h02468ACF |  | 00000000 | 12345678 | 091A2B... | 048D15... | 02468A... | 00000000 | 12345678 | 2468AC... | 48D159... | 91A2B3... | 00000000 | F23456... | F91A2B... | FC8D15... | FE468A... |  |  |
| /tb_barrelshifter/s... | 0           |  |          |          |           |           |           |          |          |           |           |           |          |           |           |           |           |  |  |
| /tb_barrelshifter/c... | 20 ns       |  | 20 ns    |          |           |           |           |          |          |           |           |           |          |           |           |           |           |  |  |

corresponds to the Modelsim waveforms in your writeup.

The above waveform shows that the 3 shift functions work separately


|                        |             |  |          |          |          |          |          |          |          |          |  |          |  |
|------------------------|-------------|--|----------|----------|----------|----------|----------|----------|----------|----------|--|----------|--|
| /tb_barrelshifter/s... | 5'h03       |  | 01       | 02       | 03       | 04       | 05       | 06       | 07       | 08       |  | 10       |  |
| /tb_barrelshifter/s... | 32h12345678 |  | 12345678 |          |          |          |          |          |          |          |  |          |  |
| /tb_barrelshifter/s... | 0           |  |          |          |          |          |          |          |          |          |  |          |  |
| /tb_barrelshifter/s... | 32h02468ACF |  | 091A2B3C | 048D159E | 02468ACF | 01234567 | 0091A2B3 | 0048D159 | 002468AC | 00123456 |  | 00001234 |  |
| /tb_barrelshifter/s... | 0           |  |          |          |          |          |          |          |          |          |  |          |  |
| /tb_barrelshifter/c... | 20 ns       |  | 20 ns    |          |          |          |          |          |          |          |  |          |  |

The above waveform shows that all of the control bits increase the shift amount by the correct amount.



[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?

Overflow is a not of the last bit of  $i\_A$  and a not of the last bit of  $i\_B$  ANDed with the last bit of the calculated output. This part is then ORed with  $i\_A$  and  $i\_B$  and a NOTed output to check if the sign bit of the output differs from the expected output sign. Zero is calculated by seeing if all of the bits of the output of the ALU are zero. SLT simply fills the first bit of the output with the sign bit from the ALU and fills the rest of the bits with



zero.

[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.



|               |           | msgs      |
|---------------|-----------|-----------|
| u/g_CLK_HPER  | -No Data- | 10 ns     |
| u/s_A         | -No Data- | (00000000 |
| u/s_B         | -No Data- | (12345678 |
| u/s_ALUc      | -No Data- | (05       |
| u/s_shamt     | -No Data- | (02       |
| u/s_zero      | -No Data- | (         |
| u/s_c         | -No Data- | (48D159E0 |
| u/s_o         | -No Data- | XX        |
| u/s_replimmed | -No Data- |           |
| u/s_sign      | -No Data- |           |
| u/c_CLK_PER   | -No Data- | 20 ns     |

This testbench checks various possible states of the ALU using spoofed control signals from the ALU control unit, and sample inputs to i\_A, i\_B, and shamt just to verify the system outputs properly, since all of the individual units have already been tested. The ALUc input 0x5 is a test of sll, where the output is shifted left by two. ALUc input 0x4 is srl is a right shift by the same amount. 0x2 is the add function, and 0xA is subtraction. The next two 0x2 and 0xA's test that the adder has been hooked up correctly, and the zero detect line. After that comes 0x1, which is the or function. After that comes another test of sll, used for comparison to the lui function's shifting. Then another shift right logical to check another case with zero detect, and 0x6 to check sra. Then comes 0x15, which is the load upper immediate test. Finally 0x40 is a test of repl.qb.

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

Instead of spending time on building an extra test bed, we opted to integrate the ALU into the MIPS processor design, and test with MIPS assembly.

[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

Whatever you say boss

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.

|                         |             | Msgs      |
|-------------------------|-------------|-----------|
| CLK                     | 0           |           |
| MyMips/CTRLLOGIC/opcode | 6h1F        | (00       |
| MyMips/ALULOGIC/funcnt  | 6h12        | (20       |
| MyMips/ALU32b/i_A       | 32h00000000 | (0000000A |
| MyMips/ALU32b/i_B       | 32h00400040 | (00000014 |
| alu_out                 | 32h1F1F1F1F | (0000001E |

Add Sub Addu Subu Jal And Or Xor Nor Jr Addi Addi Addiu Slti  
While I ran more instructions in this program than just these, this is most of the standard arithmetic/logical. This passed the MARS comparison, and if one calculates out each equation, they will find it all passes inspection.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Proj1\_cf\_test.s.

