Introduction to the RISC-V Instruction Set Architecture

Alejandro Rusi

GsoC



Figure 1: Risc-V Logo

RISC-V is an open standard instruction set architecture (ISA) based on established reduced instruction set computer (RISC) principles. Unlike most other ISA designs, the RISC-V ISA is provided under open source licenses that do not require fees to use. RISC-V is:

- Open Standard and Open Source
- Modular
- Extendible

Format

Format	Bit																																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	1	7 1	6 1	L5	14	13	3	12	11	10	9	8	7		6	5	4	3 2	2 1	1 (
Register/register	funct7								rs2					rs1					funct3			rd						opcode						
Immediate	imm[11:0]											rs1 funct3								rd						opcode								
Upper immediate	imm[31:12]														rd						opcode													
Store	imm[11:5]							rs2					rs1						funct3			imm[4:0]						opcode						
Branch	[12]	[12] imm[10:5]						rs2					rs1						funct3			imm[4:1]			[1:	IJ	opcode							
Jump	[20] imm[10:1]									[11]		imm[19:12]							rd						opcode									
opcode (7 bits): Par funct7, and funct3 rs1 (5 bits): Specifie rs2 (5 bits): Specifie rd (5 bits): Specifies	(10 bit s, by in s the se	s): Th dex, ti econd	ese tv he reg opera	wo fie gister and re	lds, fu conta gister	rther ning I	than t Tirst op	he opc perand	ode fi	soure	ce reg	ister).		on to I	oe I	perfor	ned.																	

Figure 2: ISA Format

Extensions

Multiplication and Division

Allows for the usage of **multiplication** and **division** operations. Assumes that there are registers with 64-bits.

Atomic Instructions

Consistent access to memory.

Bit Manipulation

Still unapproved, but will aid support for common cryptographic, graphic and mathematical bit operations.