# Finite State Machines modeling using Verilog HDL

Mohammed A. Elsha3rawy

#### **Contents**

- 1. Finite State Machines "recap"
- 2. Mealy vs. Moore Machines
  - 2.1. Sequence detector "11" FSM diagrams
  - 2.2. Sequence detector "11" circuit
  - 2.2. Sequence detector "11" circuit

- 3. Complex FSM "Seq. Detector"
- 4. FSM Optimizations
  - **4.1.** State encoding
  - 4.2. clk gating
- 5. Multiplier
- 5. Tasks


#### **Combinational Circuits**

-- Consists of (logic gates, Mux, DeMux, encoder, decoder, ...)

-- Output depends only on the input

-- Don't have any memory cells or latches


"Don't ever forget The third info. "



#### **Finite State Machines**


- -- Don't depend on input (at least not only)
- -- Consist of combinational parts as well as memory cells (Flip\_Flop)
- -- Most famous applications :
  - 1. Sequence Detectors "comm. protocol"
  - 2. Control units

#### Finite State Machines "Internals"




internal structure of FSM


## "11" Sequence detector - Mealy



# "11" Sequence detector - Moore




## "11" Sequence detector - Mealy



Zagazig Digital Community Aug 2025

## "11" Sequence detector - Moore



```
verilog
1 module moore seq(
       input x,
       input clk,
       input rst b,
       output y
 6);
       localparam S0= 2'b00;
 8
       localparam S1= 2'b01;
 9
       localparam S2= 2'b10;
10
11
12
       reg [1:0] NextState, PresentState;
13
14
       always @(posedge clk or negedge rst_b) begin
15
           if(!rst b) PresentState <= S0;</pre>
16
           else PresentState <= NextState;</pre>
```

17

18 19

20

21

22

23 24

25

26 27

28

end

end

29 endmodule

always @(x,PresentState) begin

S0: NextState = (x)? S1:S0;

S1: NextState = (x)? S2:S0;
S2: NextState = (x)? S2:S0;

case(PresentState)

assign y=(PresentState==S2);

endcase

```
verilog
1 module mealy seq(
      input x,
      input clk,
      input rst b,
       output y
6);
       localparam S0= 1'b0;
 8
       localparam S1= 1'b1;
10
```

```
11
        reg NextState, PresentState;
12
13
        always @(posedge clk or negedge rst b) begin
14
            if(!rst b) PresentState <= S0;</pre>
15
            else PresentState <= NextState;</pre>
16
       end
17
```

18

19

20 21

22

23

24 25

26

always @(x,PresentState) begin

S0: NextState = (x)? S1:S0;

S1: NextState = (x)? S1:S0;


assign y = (PresentState == S1) & (x==1);

case(PresentState)


endcase

end

27 endmodule




Mealy Output Waveform




Moore Output Waveform

# Complex FSM "110/111" detector - Moore



Zagazig Digital Community Aug 2025

## Complex FSM "110/111" detector -Mealy




# **State Encodings**

-- Binary Encoding

-- One-Hot Encoding

-- Gray Encoding

## **Clock Gating using Latches**



Zagazig Digital Community

## **Clock Gating using Latches**

verilog 1 module clk gate( input clk, input en, output clk gated 6 reg out; always @(\*) begin if(!clk) out = en; 10 11 end 12 13 assign clk gated = (out & clk); 14 15 endmodule