

# Hazard3

Updated: 2022-Aug-27

# Table of Contents

1. Introduction	1
1.1. Architectural Overview	1
1.1.1. Bus Interfaces	1
1.1.2. Pipe Stages	1
1.1.3. Multiply/Divide	2
1.2. List of RISC-V Specifications	2
2. Configuration and Integration	4
2.1. Hazard3 Source Files	4
2.2. Top-level Modules	4
2.3. Configuration Parameters	4
2.3.1. Reset state configuration	5
2.3.2. RISC-V ISA support	5
2.3.3. CSR support	6
2.3.4. External interrupt support	8
2.3.5. Identification Registers	8
2.3.6. Performance/size options	9
2.4. Interfaces (Top-level Ports)	11
3. CSRs	12
3.1. Standard M-mode Identification CSRs	12
3.1.1. mvendorid	12
3.1.2. marchid	12
3.1.3. mimpid	12
3.1.4. mhartid	13
3.1.5. mconfigptr	13
3.1.6. misa	13
3.2. Standard M-mode Trap Handling CSRs	14
3.2.1. mstatus	14
3.2.2. mstatush	14
3.2.3. medeleg	14
3.2.4. mideleg	14
3.2.5. mie	15
3.2.6. mip	15
3.2.7. mtvec	16
3.2.8. mscratch	16
3.2.9. mepc	16
3.2.10. mcause	16
3.2.11. mtval	17
3.2.12. mcounteren	17

3.3. Standard Memory Protection CSRs	18
3.3.1. pmpcfg0...3	18
3.3.2. pmpaddr0...15	18
3.4. Standard M-mode Performance Counters	19
3.4.1. mcycle	19
3.4.2. mcycleh	19
3.4.3. minstret	19
3.4.4. minstreth	20
3.4.5. mhpmpcounter3...31	20
3.4.6. mhpmpcounter3...31h	20
3.4.7. mcountinhibit	20
3.4.8. mhpmevent3...31	20
3.5. Standard Trigger CSRs	20
3.5.1. tselect	20
3.5.2. tdata1...3	20
3.6. Standard Debug Mode CSRs	21
3.6.1. dcsr	21
3.6.2. dpc	22
3.6.3. dscratch0	22
3.6.4. dscratch1	22
3.7. Custom Debug Mode CSRs	22
3.7.1. dmdata0	22
3.8. Custom Interrupt Handling CSRs	23
3.8.1. meiea	23
3.8.2. meipa	23
3.8.3. meifa	24
3.8.4. meipra	25
3.8.5. meinext	25
3.8.6. meicontext	26
3.9. Custom Memory Protection CSRs	29
3.9.1. pmpcfgm0	29
3.10. Custom Power Control CSRs	29
3.10.1. msleep	29
3.10.2. sleep	30
4. Debug	31
4.1. Debug Topologies	31
4.2. Implementation-defined behaviour	32
4.3. Debug Module to Core Interface	34
Appendix A: Instruction Cycle Counts	35
A.1. RV32I	35
A.2. M Extension	36

A.3. A Extension	37
A.4. C Extension	37
A.5. Privileged Instructions (including Zicsr)	37
A.6. Bit Manipulation	38
A.7. Branch Predictor	39
Appendix B: Instruction Pseudocode	40
B.1. RV32I: Register-register	40
B.1.1. add	40
B.1.2. sub	40
B.1.3. slt	41
B.1.4. sltu	41
B.1.5. and	41
B.1.6. or	41
B.1.7. xor	42
B.1.8. sll	42
B.1.9. srl	42
B.1.10. sra	43
B.2. RV32I: Register-immediate	43
B.2.1. addi	43
B.2.2. slti	43
B.2.3. sltiu	43
B.2.4. andi	44
B.2.5. ori	44
B.2.6. xori	44
B.2.7. slli	45
B.2.8. srli	45
B.2.9. srai	45
B.3. RV32I: Large immediate	45
B.3.1. lui	45
B.3.2. auipc	46
B.4. RV32I: Control transfer	46
B.4.1. jal	46
B.4.2. jalr	47
B.4.3. beq	47
B.4.4. bne	47
B.4.5. blt	48
B.4.6. bge	48
B.4.7. bltu	48
B.4.8. bgeu	48
B.5. RV32I: Load and Store	49
B.5.1. lw	49

B.5.2. lh	49
B.5.3. lhu	50
B.5.4. lb	50
B.5.5. lbu	50
B.5.6. sw	51
B.5.7. sh	51
B.5.8. sb	51
B.6. M Extension	52
B.6.1. mul	52
B.6.2. mulh	52
B.6.3. mulhsu	52
B.6.4. mulhu	53
B.6.5. div	53
B.6.6. divu	53
B.6.7. rem	54
B.6.8. remu	54
B.7. A Extension	54
B.8. C Extension	55
B.9. Zba: Bit manipulation (address generation)	55
B.9.1. sh1add	55
B.9.2. sh2add	55
B.9.3. sh3add	55
B.10. Zbb: Bit manipulation (basic)	56
B.10.1. andn	56
B.10.2. clz	56
B.10.3. cpop	56
B.10.4. ctz	57
B.10.5. max	57
B.10.6. maxu	58
B.10.7. min	58
B.10.8. minu	58
B.10.9. orc.b	59
B.10.10. orn	59
B.10.11. rev8	59
B.10.12. rol	60
B.10.13. ror	60
B.10.14. rori	60
B.10.15. sext.b	61
B.10.16. sext.h	61
B.10.17. xnor	61
B.10.18. zext.h	62

B.10.19. zext.b .....	62
B.11. Zbc: Bit manipulation (carry-less multiply) .....	62
B.11.1. clmul .....	63
B.11.2. clmulh .....	63
B.11.3. clmulr .....	63
B.12. Zbs: Bit manipulation (single-bit) .....	63
B.12.1. bclr .....	64
B.12.2. bclri .....	64
B.12.3. bext .....	64
B.12.4. bexti .....	64
B.12.5. binv .....	65
B.12.6. binvi .....	65
B.12.7. bset .....	65
B.12.8. bseti .....	66
B.13. Zbkb: Basic bit manipulation for cryptography .....	66
B.13.1. brev8 .....	66
B.13.2. pack .....	66
B.13.3. packh .....	67
B.13.4. zip .....	67
B.13.5. unzip .....	67

# Chapter 1. Introduction

Hazard3 is a 3-stage RISC-V processor, providing the following architectural support:

- **RV32I**: 32-bit base instruction set
- **M**: integer multiply/divide/modulo
- **A**: atomic memory operations, with AHB5 global exclusives
- **C**: compressed instructions
- **Zicsr**: CSR access
- **Zba**: address generation
- **Zbb**: basic bit manipulation
- **Zbc**: carry-less multiplication
- **Zbs**: single-bit manipulation
- **Zbkb**: basic bit manipulation for scalar cryptography
- Debug, Machine and User privilege/execution modes
- Privileged instructions **ECALL**, **EBREAK**, **MRET** and **WFI**
- External debug support
- Instruction address trigger unit (hardware breakpoints)

## 1.1. Architectural Overview

### 1.1.1. Bus Interfaces

Hazard3 implements either one or two industry-standard AHB5 bus interfaces. The AHB family is characterised by a fixed 2-phase bus pipeline, ideal for a 3-stage 2-port processor like Hazard3. AHB5 is distinguished from older AHB standards mainly by its additional bus attributes, and its support for global exclusives, which Hazard3 uses to implement multiprocessor support for the RISC-V atomics extension.

In Hazard3's single-port configuration, a single AHB5 port performs memory accesses for instruction fetch and loads/stores/AMOs. The dual-port configuration adds a dedicated port for instruction fetch. Dual-port yields around 10% higher per-clock performance, as well as a shorter critical address-phase path, but the single-port configuration is simpler to integrate.

### 1.1.2. Pipe Stages

In order, the three stages are:

- **F**: Fetch
  - Contains the data phase for instruction fetch
  - Contains the instruction prefetch buffer

- Predecodes register numbers `rs1/rs2`, for faster register file read and register bypass
- **X**: Execute
  - Decode and execute instructions
  - Drive the address phase for load/store/AMO
  - Generate jump/branch addresses
- **M**: Memory
  - Contains the data phase for load/store/AMO
  - Register writeback is at the end of stage **M**
  - Generate exception addresses

The instruction fetch address phase is best thought of as residing in stage **X**, since in general execution the feedback loop between jump/branch decode and address issue in stage **X**, and the fetch data phase in stage **F**, is what defines Hazard3's jump/branch performance.

### 1.1.3. Multiply/Divide

For basic M-extension support, Hazard3 instantiates a sequential multiply/divide circuit (restoring divide, repeated-addition multiply), which takes 32 cycles to perform a multiply or divide.

For modest performance improvement, this circuit can be unrolled, stacking multiple identical arithmetic circuits within one cycle. This simple approach is enough for 2 or 4 bits per clock, depending on area and frequency targets.

For the best integer multiply performance, a single-cycle multiplier can be instantiated, retiring either to stage 3 (lower timing impact) or stage 2 (no dependency stall). This multiplier can implement either 32-bit `mul` only, which is by far the most common of the four multiply instructions, or can be extended to implement `mulh/mulhu/mulhsu` as well. If all four multiplies are implemented by the single-cycle multiplier, then multiply support is removed from the sequential multiply/divide circuit.

## 1.2. List of RISC-V Specifications

These are links to the ratified versions of the base instruction set and extensions implemented by Hazard3.

Extension	Specification
<b>RV32I</b> v2.1	<a href="#">Unprivileged ISA 20191213</a>
<b>M</b> v2.0	<a href="#">Unprivileged ISA 20191213</a>
<b>A</b> v2.1	<a href="#">Unprivileged ISA 20191213</a>
<b>C</b> v2.0	<a href="#">Unprivileged ISA 20191213</a>
<b>Zicsr</b> v2.0	<a href="#">Unprivileged ISA 20191213</a>
<b>Zifencei</b> v2.0	<a href="#">Unprivileged ISA 20191213</a>



Extension	Specification
<b>Zba</b> v1.0.0	<a href="#">Bit Manipulation ISA extensions 20210628</a>
<b>Zbb</b> v1.0.0	<a href="#">Bit Manipulation ISA extensions 20210628</a>
<b>Zbc</b> v1.0.0	<a href="#">Bit Manipulation ISA extensions 20210628</a>
<b>Zbs</b> v1.0.0	<a href="#">Bit Manipulation ISA extensions 20210628</a>
<b>Zbkb</b> v1.0.1	<a href="#">Scalar Cryptography ISA extensions 20220218</a>
Machine ISA v1.12	<a href="#">Privileged Architecture 20211203</a>
Debug v0.13.2	<a href="#">RISC-V External Debug Support 20190322</a>

# Chapter 2. Configuration and Integration

## 2.1. Hazard3 Source Files

Hazard3's source is written in Verilog 2005, and is self-contained. It can be found here: [github.com/Wren6991/Hazard3/blob/master/hdl](https://github.com/Wren6991/Hazard3/blob/master/hdl).

The file `hdl/hazard3.f` is a list of all the source files required to instantiate Hazard3. This is supposed to be read by a tool called `listfiles`, to generate other file list formats, but it should be simple enough to copy and hand-edit.

Files ending with `.vh` are preprocessor include files used by the Hazard3 source. The most important are:

- `hazard3_config.vh`: the main Hazard3 configuration header. Lists and describes Hazard3's global configuration parameters, such as ISA extension support
- `hazard3_config.vh`: a file which propagates configuration parameters through module instantiations, all the way down from Hazard3's top-level modules through the internals

Therefore there are two ways to configure Hazard3:

- Directly edit the parameter defaults in `hazard3_config.vh` in your local Hazard3 checkout (and then let the top-level parameters default when instantiating Hazard3)
- Set all configuration parameters in your Hazard3 instantiation, and let the parameters propagate down through the hierarchy

## 2.2. Top-level Modules

Hazard3 has two top-level modules:

- `hazard3_cpu_1port`
- `hazard3_cpu_2port`

These are both thin wrappers around the `hazard3_core` module. `hazard3_cpu_1port` has a single AHB5 bus port which is shared for instruction fetch, loads, stores and AMOs. `hazard3_cpu_2port` has two AHB5 bus ports, one for instruction fetch, and the other for loads, stores and AMOs. The 2-port wrapper has higher potential for performance, but the 1-port wrapper may be simpler to integrate, since there is no need to arbitrate multiple bus masters externally.

The core module `hazard3_core` can also be instantiated directly, which may be more efficient if support for some other bus standard is desired. However, the interface of `hazard3_core` will not be documented and is not guaranteed to be stable.

## 2.3. Configuration Parameters

### 2.3.1. Reset state configuration

#### RESET\_VECTOR

Address of the first instruction executed after Hazard3 comes out of reset.

Default value: all-zeroes.

#### MTVEC\_INIT

Initial value of the machine trap vector base CSR ([mtvec](#)).

Bits clear in [MTVEC\\_WMASK](#) will never change from this initial value. Bits set in [MTVEC\\_WMASK](#) can be written/set/cleared as normal.

Default value: all-zeroes.

### 2.3.2. RISC-V ISA support

#### EXTENSION\_A

Support for the A extension: atomic read/modify/write. 0 for disable, 1 for enable.

Default value: 1

#### EXTENSION\_C

Support for the C extension: compressed (variable-width). 0 for disable, 1 for enable.

Default value: 1

#### EXTENSION\_M

Support for the M extension: hardware multiply/divide/modulo. 0 for disable, 1 for enable.

Default value: 1

#### EXTENSION\_ZBA

Support for Zba address generation instructions. 0 for disable, 1 for enable.

Default value: 1

#### EXTENSION\_ZBB

Support for Zbb basic bit manipulation instructions. 0 for disable, 1 for enable.

Default value: 1

#### EXTENSION\_ZBC

Support for Zbc carry-less multiplication instructions. 0 for disable, 1 for enable.

Default value: 1

#### **EXTENSION\_ZBS**

Support for Zbs single-bit manipulation instructions. 0 for disable, 1 for enable.

Default value: 1

#### **EXTENSION\_ZBKB**

Support for Zbkb basic bit manipulation for cryptography.

Requires: [EXTENSION\\_ZBB](#). (Since Zbb and Zbkb have a large overlap, this flag enables only those instructions which are in Zbkb but aren't in Zbb. Therefore both flags must be set for full Zbkb support.)

Default value: 1

#### **EXTENSION\_XH3B**

Custom bit manipulation instructions for Hazard3: [h3.bextm](#) and [h3.bextmi](#).

Default value: 1

#### **EXTENSION\_ZIFENCEI**

Support for the fence.i instruction. When the branch predictor is not present, this instruction is optional, since a plain branch/jump is sufficient to flush the instruction prefetch queue. When the branch predictor is enabled ([BRANCH\\_PREDICTOR](#) is 1), this instruction must be implemented.

Default value: 1

### **2.3.3. CSR support**

#### **NOTE**

the Zicsr extension is implied by any of [CSR\\_M\\_MANDATORY](#), [CSR\\_M\\_TRAP](#), [CSR\\_COUNTER](#).

#### **CSR\_M\_MANDATORY**

Bare minimum CSR support e.g. [misa](#). This flag is an absolute requirement for compliance with the RISC-V privileged specification. However, the privileged specification itself is an optional extension. Hazard3 allows the mandatory CSRs to be disabled to save a small amount of area in deeply-embedded implementations.

#### **CSR\_M\_TRAP**

Include M-mode trap-handling CSRs, and enable trap support.

#### **CSR\_COUNTER**

Include the basic performance counters ([cycle/instret](#)) and relevant CSRs. Note that these

performance counters are now in their own separate extension (Zicntr) and are no longer mandatory.

## U\_MODE

Support the U (user) privilege level. In U-mode, the core performs unprivileged bus accesses, and software's access to CSRs is restricted. Additionally, if the PMP is included, the core may restrict U-mode software's access to memory.

Requires: [CSR\\_M\\_TRAP](#).

## PMP\_REGIONS

Number of physical memory protection regions, or 0 for no PMP. PMP is more useful if U mode is supported, but this is not a requirement.

Hazard3's PMP supports only the NAPOT and (if [PMP\\_GRAIN](#) is 0) NA4 region types.

Requires: [CSR\\_M\\_TRAP](#).

## PMP\_GRAIN

This is the  $G$  parameter in the privileged spec, which defines the granularity of PMP regions. Minimum PMP region size is  $1 \ll (G + 2)$  bytes.

If  $G > 0$ , [pmpcfg.a](#) can not be set to NA4 (attempting to do so will set the region to OFF instead).

If  $G > 1$ , the  $G - 1$  LSBs of [pmpaddr](#) are read-only-0 when [pmpcfg.a](#) is OFF, and read-only-1 when [pmpcfg.a](#) is NAPOT.

Default value: 0

## PMP\_HARDWIRED

**PMPADDR\_HARDWIRED:** If a bit is 1, the corresponding region's [pmpaddr](#) and [pmpcfg](#) registers are read-only, with their values fixed when the processor is instantiated. [PMP\\_GRAIN](#) is ignored on hardwired regions.

Hardwired regions are far cheaper, both in area and comparison delay, than dynamically configurable regions.

Hardwired PMP regions are a good option for setting default U-mode permissions on regions which have access controls outside of the processor, such as peripheral regions. For this case it's recommended to make hardwired regions the highest-numbered, so they can be overridden by lower-numbered dynamic regions.

Default value: all-zeroes.

## PMP\_HARDWIRED\_ADDR

Values of [pmpaddr](#) registers whose [PMP\\_HARDWIRED](#) bits are set to 1. Has no effect on PMP

regions which are not hardwired.

Default value: all-zeroes.

### **PMP\_HARDWIRED\_CFG**

Values of pmpcfg registers whose PMP\_HARDWIRED bits are set to 1. Has no effect on PMP regions which are not hardwired.

Default value: all-zeroes.

### **DEBUG\_SUPPORT**

Support for run/halt and instruction injection from an external Debug Module, support for Debug Mode, and Debug Mode CSRs.

Requires: [CSR\\_M\\_MANDATORY](#), [CSR\\_M\\_TRAP](#).

Default value: 0

### **BREAKPOINT\_TRIGGERS**

Number of hardware breakpoints. A breakpoint is implemented as a trigger that supports only exact execution address matches, ignoring instruction size. That is, a trigger which supports type=2 execute=1 (but not store/load=1, i.e. not a watchpoint).

Requires: [DEBUG\\_SUPPORT](#)

Default value: 0

## **2.3.4. External interrupt support**

### **NUM\_IRQS**

Number of external IRQs implemented in meiea, meipa, meifa and meipra, if [CSR\\_M\\_TRAP](#) is enabled. Minimum 1, maximum 512.

Default value: 32

### **IRQ\_PRIORITY\_BITS**

Number of priority bits implemented for each interrupt in meipra. The number of distinct levels is  $(1 \ll \text{IRQ\_PRIORITY\_BITS})$ . Minimum 0, max 4. Note that having more than 1 priority level with a large number of IRQs will have a severe effect on timing.

Default value: 0

## **2.3.5. Identification Registers**

## **MVENDORID\_VAL**

Value of the [mvendorid](#) CSR. JEDEC JEP106-compliant vendor ID, or all-zeroes. 31:7 is continuation code count, 6:0 is ID. Parity bit is not stored.

Default value: all-zeroes.

## **MIMPID\_VAL**

Value of the [mimpid](#) CSR. Implementation ID for this specific version of Hazard3. Should be a git hash, or all-zeroes.

Default value: all-zeroes.

## **MHARTID\_VAL**

Value of the [mhartid](#) CSR. Each Hazard3 core has a single hardware thread. Multiple cores should have unique IDs.

Default value: all-zeroes.

## **MCONFIGPTR\_VAL**

Value of the [mconfigptr](#) CSR. Pointer to configuration structure blob, or all-zeroes. Must be at least 4-byte-aligned.

Default value: all-zeroes.

## **2.3.6. Performance/size options**

### **REDUCED\_BYPASS**

Remove all forwarding paths except  $X \rightarrow X$  (so back-to-back ALU ops can still run at 1 CPI), to save area. This has a significant impact on per-clock performance, so should only be considered for extremely low-area implementations.

Default value: 0

### **MULDIV\_UNROLL**

Bits per clock for multiply/divide circuit, if present. Must be a power of 2.

Default value: 1

### **MUL\_FAST**

Use single-cycle multiply circuit for MUL instructions, retiring to stage 3. The sequential multiply/divide circuit is still used for MULH\*

Default value: 0

## MUL\_FASTER

Retire fast multiply results to stage 2 instead of stage 3. Throughput is the same, but latency is reduced from 2 cycles to 1 cycle.

Requires: [MUL\\_FAST](#).

Default value: 0

## MULH\_FAST

Extend the fast multiply circuit to also cover MULH\*, and remove the multiply functionality from the sequential multiply/divide circuit.

Requires: [MUL\\_FAST](#)

Default value: 0

## FAST\_BRANCHCMP

Instantiate a separate comparator (eq/lt/ltu) for branch comparisons, rather than using the ALU. Improves fetch address delay, especially if [Zba](#) extension is enabled. Disabling may save area.

Default value: 1

## RESET\_REGFILE

Whether to support reset of the general purpose registers. There are around 1k bits in the register file, so the reset can be disabled e.g. to permit block-RAM inference on FPGA.

Default value: 1

## BRANCH\_PREDICTOR

Enable branch prediction. The branch predictor consists of a single BTB entry which is allocated on a taken backward branch, and cleared on a mispredicted nontaken branch, a fence.i or a trap. Successful prediction eliminates the 1-cyle fetch bubble on a taken branch, usually making tight loops faster.

Requires: [EXTENSION\\_ZIFENCEI](#)

Default value: 1

## MTVEC\_WMASK

MTVEC\_WMASK: Mask of which bits in mtvec are writable. Full writability (except for bit 1) is recommended, because a common idiom in setup code is to set mtvec just past code that may trap, as a hardware `try {…} catch` block.

- The vectoring mode can be made fixed by clearing the LSB of MTVEC\_WMASK
- In vectored mode, the vector table must be aligned to its size, rounded up to a power of two.



Default: All writable except for bit 1.

## 2.4. Interfaces (Top-level Ports)

TODO lol

# Chapter 3. CSRs

The RISC-V privileged specification affords flexibility as to which CSRs are implemented, and how they behave. This section documents the concrete behaviour of Hazard3's standard and nonstandard M-mode CSRs, as implemented.

All CSRs are 32-bit; MXLEN is fixed at 32 bits on Hazard3. All CSR addresses not listed in this section are unimplemented. Accessing an unimplemented CSR will cause an illegal instruction exception (`mcause` = 2). This includes all U-mode and S-mode CSRs.

## IMPORTANT

The [RISC-V Privileged Specification](#) should be your primary reference for writing software to run on Hazard3. This section specifies those details which are left implementation-defined by the RISC-V Privileged Specification, for sake of completeness, but portable RISC-V software should not rely on these details.

## 3.1. Standard M-mode Identification CSRs

### 3.1.1. mvendorid

Address: `0xf11`

Vendor identifier. Read-only, configurable constant. Should contain either all-zeroes, or a valid JEDEC JEP106 vendor ID using the encoding in the RISC-V specification.

Bits	Name	Description
31:7	<code>bank</code>	The number of continuation codes in the vendor JEP106 ID. <i>One less than the JEP106 bank number.</i>
6:0	<code>offset</code>	Vendor ID within the specified bank. LSB (parity) is not stored.

### 3.1.2. marchid

Address: `0xf12`

Architecture identifier for Hazard3. Read-only, constant.

Bits	Name	Description
31	-	0: Open-source implementation
30:0	-	0x1b (decimal 27): the <a href="#">registered</a> architecture ID for Hazard3

### 3.1.3. mimpid

Address: `0xf13`

Implementation identifier. Read-only, configurable constant.

Bits	Name	Description
31:0	-	Should contain the git hash of the Hazard3 revision from which the processor was synthesised, or all-zeroes.

### 3.1.4. mhartid

Address: **0xf14**

Hart identification register. Read-only, configurable constant.

Bits	Name	Description
31:0	-	Hazard3 cores possess only one hardware thread, so this is a unique per-core identifier, assigned consecutively from 0.

### 3.1.5. mconfigptr

Address: **0xf15**

Pointer to configuration data structure. Read-only, configurable constant.

Bits	Name	Description
31:0	-	Either pointer to configuration data structure, containing information about the harts and system, or all-zeroes. At least 4-byte-aligned.

### 3.1.6. misa

Address: **0x301**

Read-only, constant. Value depends on which ISA extensions Hazard3 is configured with. The table below lists the fields which are *not* always hardwired to 0:

Bits	Name	Description
31:30	<b>mxl</b>	Always <b>0x1</b> . Indicates this is a 32-bit processor.
23	<b>x</b>	1 if the core is configured to support trap-handling, otherwise 0. Hazard3 has nonstandard CSRs to enable/disable external interrupts on a per-interrupt basis, see <b>meiea</b> and <b>meipa</b> . The <b>misa.x</b> bit must be set to indicate their presence. Hazard3 does not implement any custom instructions.
20	<b>u</b>	1 if User mode is supported, otherwise 0.
12	<b>m</b>	1 if the M extension is present, otherwise 0.
2	<b>c</b>	1 if the C extension is present, otherwise 0.
0	<b>a</b>	1 if the A extension is present, otherwise 0.

## 3.2. Standard M-mode Trap Handling CSRs

### 3.2.1. mstatus

Address: **0x300**

The below table lists the fields which are *not* hardwired to 0:

Bits	Name	Description
21	<b>tw</b>	Timeout wait. Only present if U-mode is supported. When 1, attempting to execute a WFI instruction in U-mode will instantly cause an illegal instruction exception.
17	<b>mprv</b>	Modify privilege. Only present if U-mode is supported. If 1, loads and stores behave as though the current privilege level were <b>mpp</b> . This includes physical memory protection checks, and the privilege level asserted on the system bus alongside the load/store address.
12:11	<b>mpp</b>	Previous privilege level. If U-mode is supported, this register can store the values 3 (M-mode) or 0 (U-mode). Otherwise, only 3 (M-mode). If another value is written, hardware rounds to the nearest supported mode.
7	<b>mpie</b>	Previous interrupt enable. Readable and writable. Is set to the current value of <b>mstatus.mie</b> on trap entry. Is set to 1 on trap return.
3	<b>mie</b>	Interrupt enable. Readable and writable. Is set to 0 on trap entry. Is set to the current value of <b>mstatus.mpie</b> on trap return.

### 3.2.2. mstatush

Address: **0x310**

Hardwired to 0.

### 3.2.3. medeleg

Address: **0x302**

Unimplemented, as neither U-mode traps nor S-mode are supported. Access will cause an illegal instruction exception.

### 3.2.4. mideleg

Address: **0x303**

Unimplemented, as neither U-mode traps nor S-mode are supported. Access will cause an illegal instruction exception.

### 3.2.5. mie

Address: [0x304](#)

Interrupt enable register. Not to be confused with `mstatus.mie`, which is a global enable, having the final say in whether any interrupt which is both enabled in `mie` and pending in `mip` will actually cause the processor to transfer control to a handler.

The table below lists the fields which are *not* hardwired to 0:

Bits	Name	Description
11	<code>meie</code>	External interrupt enable. Hazard3 has internal custom CSRs to further filter external interrupts, see <a href="#">meiea</a> .
7	<code>mtie</code>	Timer interrupt enable. A timer interrupt is requested when <code>mie.mtie</code> , <code>mip.mtip</code> and <code>mstatus.mie</code> are all 1.
3	<code>msie</code>	Software interrupt enable. A software interrupt is requested when <code>mie.msie</code> , <code>mip.mtip</code> and <code>mstatus.mie</code> are all 1.

#### NOTE

RISC-V reserves bits 16+ of `mie/mip` for platform use, which Hazard3 could use for external interrupt control. On RV32I this could only control 16 external interrupts, so Hazard3 instead adds nonstandard interrupt enable registers starting at [meiea](#), and keeps the upper half of `mie` reserved.

### 3.2.6. mip

Address: [0x344](#)

Interrupt pending register. Read-only.

#### NOTE

The RISC-V specification lists `mip` as a read-write register, but the bits which are writable correspond to lower privilege modes (S- and U-mode) which are not implemented on Hazard3, so it is documented here as read-only.

The table below lists the fields which are *not* hardwired to 0:

Bits	Name	Description
11	<code>meip</code>	External interrupt pending. When 1, indicates there is at least one interrupt which is asserted (hence pending in <a href="#">meipa</a> ) and enabled in <a href="#">meiea</a> .
7	<code>mtip</code>	Timer interrupt pending. Level-sensitive interrupt signal from outside the core. Connected to a standard, external RISC-V 64-bit timer.
3	<code>msip</code>	Software interrupt pending. In spite of the name, this is not triggered by an instruction on this core, rather it is wired to an external memory-mapped register to provide a cross-hart level-sensitive doorbell interrupt.

### 3.2.7. mtvec

Address: 0x305

Trap vector base address. Read-write. Exactly which bits of **mtvec** can be modified (possibly none) is configurable when instantiating the processor, but by default the entire register is writable. The reset value of **mtvec** is also configurable.

Bits	Name	Description
31:2	<b>base</b>	Base address for trap entry. In Vectored mode, this is <i>OR'd</i> with the trap offset to calculate the trap entry address, so the table must be aligned to its total size, rounded up to a power of 2. In Direct mode, <b>base</b> is word-aligned.
0	<b>mode</b>	0 selects Direct mode — all traps (whether exception or interrupt) jump to <b>base</b> . 1 selects Vectored mode — exceptions go to <b>base</b> , interrupts go to <b>base   mcause &lt;&lt; 2</b> .

#### NOTE

In the RISC-V specification, **mode** is a 2-bit write-any read-legal field in bits 1:0. Hazard3 implements this by hardwiring bit 1 to 0.

### 3.2.8. mscratch

Address: 0x340

Read-write 32-bit register. No specific hardware function — available for software to swap with a register when entering a trap handler.

### 3.2.9. mepc

Address: 0x341

Exception program counter. When entering a trap, the current value of the program counter is recorded here. When executing an **mret**, the processor jumps to **mepc**. Can also be read and written by software.

On Hazard3, bits 31:2 of **mepc** are capable of holding all 30-bit values. Bit 1 is writable only if the C extension is implemented, and is otherwise hardwired to 0. Bit 0 is hardwired to 0, as per the specification.

All traps on Hazard3 are precise. For example, a load/store bus error will set **mepc** to the exact address of the load/store instruction which encountered the fault.

### 3.2.10. mcause

Address: 0x342

Exception cause. Set when entering a trap to indicate the reason for the trap. Readable and writable by software.

**NOTE**

On Hazard3, most bits of **mcause** are hardwired to 0. Only bit 31, and enough least-significant bits to index all exception and all interrupt causes (at least four bits), are backed by registers. Only these bits are writable; the RISC-V specification only requires that **mcause** be able to hold all legal cause values.

The most significant bit of **mcause** is set to 1 to indicate an interrupt cause, and 0 to indicate an exception cause. The following interrupt causes may be set by Hazard3 hardware:

Cause	Description
3	Software interrupt ( <b>mip.msip</b> )
7	Timer interrupt ( <b>mip.mtip</b> )
11	External interrupt ( <b>mip.meip</b> )

The following exception causes may be set by Hazard3 hardware:

Cause	Description
0	Instruction address misaligned
1	Instruction access fault
2	Illegal instruction
3	Breakpoint
4	Load address misaligned
5	Load access fault
6	Store/AMO address misaligned
7	Store/AMO access fault
11	Environment call

### 3.2.11. mtval

Address: **0x343**

Hardwired to 0.

### 3.2.12. mcounteren

Address: **0x306**

Counter enable. Control access to counters from U-mode. Not to be confused with **mcountinhibit**.

This register only exists if U-mode is supported.

Bits	Name	Description
31:3	-	RES0

Bits	Name	Description
2	<b>ir</b>	If 1, U-mode is permitted to access the <b>instret/instreth</b> instruction retire counter CSRs. Otherwise, U-mode accesses to these CSRs will trap.
1	<b>tm</b>	No hardware effect, as the <b>time/timeh</b> CSRs are not implemented. However, this field still exists, as M-mode software can use it to track whether it should emulate U-mode attempts to access those CSRs.
0	<b>cy</b>	If 1, U-mode is permitted to access the <b>cycle/cycleh</b> cycle counter CSRs. Otherwise, U-mode accesses to these CSRs will trap.

## 3.3. Standard Memory Protection CSRs

### 3.3.1. pmpcfg0...3

Address: **0x3a0** through **0x3a3**

Configuration registers for up to 16 physical memory protection regions. Only present if PMP support is configured. If so, all 4 registers are present, but some registers may be partially/completely hardwired depending on the number of PMP regions present.

By default, M-mode has full permissions (RWX) on all of memory, and U-mode has no permissions. A PMP region can be configured to alter this default within some range of addresses. For every memory location executed, loaded or stored, the processor looks up the *lowest active region* that overlaps that memory location, and applies its permissions to determine whether this access is allowed. The full description can be found in the RISC-V privileged ISA manual.

Each **pmpcfg** register divides into four identical 8-bit chunks, each corresponding to one region, and laid out as below:

Bits	Name	Description
7	<b>L</b>	Lock region, and additionally enforce its permissions on M-mode as well as U-mode.
6:5	-	RES0
4:3	<b>A</b>	Address-matching mode. Values supported are 0 (OFF), 2 (NA4, naturally aligned 4-byte) and 3 (NAPOT, naturally aligned power-of-two). Attempting to write an unsupported value will set the region to OFF.
2	<b>X</b>	Execute permission
1	<b>W</b>	Write permission
0	<b>R</b>	Read permission

### 3.3.2. pmpaddr0...15

Address: **0x3b0** through **0x3bf**



Address registers for up to 16 physical memory protection regions. Only present if PMP support is configured. If so, all 16 registers are present, but some may fully/partially hardwired.

`pmpaddr` registers express addresses in units of 4 bytes, so on Hazard3 (a 32-bit processor with no virtual address support) only the lower 30 bits of each address register are implemented.

The interpretation of the `pmpaddr` bits depends on the `A` mode configured in the corresponding `pmpcfg` register field:

- For NA4, the entire 30-bit PMP address is matched against the 30 MSBs of the checked address.
- For NAPOT, `pmpaddr` bits up to and including the least-significant zero bit are ignored, and the remaining bits are matched against the MSBs of the checked address.

## 3.4. Standard M-mode Performance Counters

### 3.4.1. `mcycle`

Address: `0xb00`

Lower half of the 64-bit cycle counter. Readable and writable by software. Increments every cycle, unless `mcountinhibit.cy` is 1, or the processor is in Debug Mode (as `dcsr.stopcount` is hardwired to 1).

If written with a value `n` and read on the very next cycle, the value read will be exactly `n`. The RISC-V spec says this about `mcycle`: "Any CSR write takes effect after the writing instruction has otherwise completed."

### 3.4.2. `mcycleh`

Address: `0xb80`

Upper half of the 64-bit cycle counter. Readable and writable by software. Increments on cycles where `mcycle` has the value `0xffffffff`, unless `mcountinhibit.cy` is 1, or the processor is in Debug Mode.

This includes when `mcycle` is written on that same cycle, since RISC-V specifies the CSR write takes place *after* the increment for that cycle.

### 3.4.3. `minstret`

Address: `0xb02`

Lower half of the 64-bit instruction retire counter. Readable and writable by software. Increments with every instruction executed, unless `mcountinhibit.ir` is 1, or the processor is in Debug Mode (as `dcsr.stopcount` is hardwired to 1).

If some value `n` is written to `minstret`, and it is read back by the very next instruction, the value read will be exactly `n`. This is because the CSR write logically takes place after the instruction has otherwise completed.

### 3.4.4. minstreth

Address: **0xb82**

Upper half of the 64-bit instruction retire counter. Readable and writable by software. Increments when the core retires an instruction and the value of **minstret** is **0xffffffff**, unless **mcountinhibit.ir** is 1, or the processor is in Debug Mode.

### 3.4.5. mhpcounter3...31

Address: **0xb03** through **0xb1f**

Hardwired to 0.

### 3.4.6. mhpcounter3...31h

Address: **0xb83** through **0xb9f**

Hardwired to 0.

### 3.4.7. mcountinhibit

Address: **0x320**

Counter inhibit. Read-write. The table below lists the fields which are *not* hardwired to 0:

Bits	Name	Description
<b>2</b>	<b>ir</b>	When 1, inhibit counting of <b>minstret/minstreth</b> . Resets to 1.
<b>0</b>	<b>cy</b>	When 1, inhibit counting of <b>mcycle/mcycleh</b> . Resets to 1.

### 3.4.8. mhpmevent3...31

Address: **0x323** through **0x33f**

Hardwired to 0.

## 3.5. Standard Trigger CSRs

### 3.5.1. tselect

Address: **0x7a0**

Unimplemented. Reads as 0, write causes illegal instruction exception.

### 3.5.2. tdata1...3

Address: **0x7a1** through **0x7a3**

Unimplemented. Access will cause an illegal instruction exception.

## 3.6. Standard Debug Mode CSRs

This section describes the Debug Mode CSRs, which follow the 0.13.2 RISC-V debug specification. The [Debug](#) section gives more detail on the remainder of Hazard3's debug implementation, including the Debug Module.

All Debug Mode CSRs are 32-bit; DXLEN is always 32.

### 3.6.1. dcsr

Address: `0x7b0`

Debug control and status register. Access outside of Debug Mode will cause an illegal instruction exception. Relevant fields are implemented as follows:

Bits	Name	Description
31:28	<code>xdebugver</code>	Hardwired to 4: external debug support as per RISC-V 0.13.2 debug specification.
15	<code>ebreakm</code>	When 1, <code>ebreak</code> instructions executed in M-mode will break to Debug Mode instead of trapping
12	<code>ebreaku</code>	When 1, <code>ebreak</code> instructions executed in U-mode will break to Debug Mode instead of trapping. Hardwired to 0 if U-mode is not supported.
11	<code>stepie</code>	Hardwired to 0: no interrupts are taken during hardware single-stepping.
10	<code>stopcount</code>	Hardwired to 1: <code>mcycle/mcycleh</code> and <code>minstret/minstreth</code> do not increment in Debug Mode.
9	<code>stoptime</code>	Hardwired to 1: core-local timers don't increment in debug mode. This requires cooperation of external hardware based on the halt status to implement correctly.
8:6	<code>cause</code>	Read-only, set by hardware — see table below.
2	<code>step</code>	When 1, re-enter Debug Mode after each instruction executed in M-mode.
1:0	<code>prv</code>	Read the privilege state the core was in when it entered Debug Mode, and set the privilege state it will be in when it exits Debug Mode. If U-mode is implemented, the values 3 and 0 are supported. Otherwise hardwired to 3.

Fields not mentioned above are hardwired to 0.

Hazard3 may set the following `dcsr.cause` values:

Cause	Description
1	Processor entered Debug Mode due to an <code>ebreak</code> instruction executed in M-mode.

Cause	Description
3	Processor entered Debug Mode due to a halt request, or a reset-halt request present when the core reset was released.
4	Processor entered Debug Mode after executing one instruction with single-stepping enabled.

Cause 5 (`resethaltreq`) is never set by hardware. This event is reported as a normal halt, cause 3. Cause 2 (trigger) is never used because there are no triggers. (TODO?)

### 3.6.2. dpc

Address: `0x7b1`

Debug program counter. When entering Debug Mode, `dpc` samples the current program counter, e.g. the address of an `ebreak` which caused Debug Mode entry. When leaving debug mode, the processor jumps to `dpc`. The host may read/write this register whilst in Debug Mode.

### 3.6.3. dscratch0

Address: `0x7b2`

Not implemented. Access will cause an illegal instruction exception.

To provide data exchange between the Debug Module and the core, the Debug Module's `data0` register is mapped into the core's CSR space at a read/write M-custom address — see `dmdata0`.

### 3.6.4. dscratch1

Address: `0x7b3`

Not implemented. Access will cause an illegal instruction exception.

## 3.7. Custom Debug Mode CSRs

### 3.7.1. dmdata0

Address: `0xbff`

The Debug Module's internal `data0` register is mapped to this CSR address when the core is in debug mode. At any other time, access to this CSR address will cause an illegal instruction exception.

#### NOTE

The 0.13.2 debug specification allows for the Debug Module's abstract data registers to be mapped into the core's CSR address space, but there is no Debug-custom space, so the read/write M-custom space is used instead to avoid conflict with future versions of the debug specification.

The Debug Module uses this mapping to exchange data with the core by injecting `csrr/csrw` instructions into the prefetch buffer. This in turn is used to implement the Abstract Access Register

command. See [Debug](#).

This CSR address is given by the `dataaddress` field of the Debug Module's `hartinfo` register, and `hartinfo.dataaccess` is set to 0 to indicate this is a CSR mapping, not a memory mapping.

## 3.8. Custom Interrupt Handling CSRs

### 3.8.1. meiea

Address: `0xbe0`

External interrupt enable array. Contains a read-write bit for each external interrupt request: a `1` bit indicates that interrupt is currently enabled. At reset, all external interrupts are disabled.

If enabled, an external interrupt can cause assertion of the standard RISC-V machine external interrupt pending flag (`mip.meip`), and therefore cause the processor to enter the external interrupt vector. See [meipa](#).

There are up to 512 external interrupts. The upper half of this register contains a 16-bit window into the full 512-bit vector. The window is indexed by the 5 LSBs of the write data. For example:

```
csrrs a0, meiea, a0 // Read IRQ enables from the window selected by a0
csrw meiea, a0      // Write a0[31:16] to the window selected by a0[4:0]
csrr a0, meiea      // Read from window 0 (edge case)
```

The purpose of this scheme is to allow software to *index* an array of interrupt enables (something not usually possible in the CSR space) without introducing a stateful CSR index register which may have to be saved/restored around IRQs.

Bits	Name	Description
31:16	<code>window</code>	16-bit read/write window into the external interrupt enable array
15:5	-	RES0
4:0	<code>index</code>	Write-only self-clearing field (no value is stored) used to control which window of the array appears in <code>window</code> .

### 3.8.2. meipa

Address: `0xbe1`

External interrupt pending array. Contains a read-only bit for each external interrupt request. Similarly to `meiea`, this register is a window into an array of up to 512 external interrupt flags. The status appears in the upper 16 bits of the value read from `meipa`, and the lower 5 bits of the value *written* by the same CSR instruction (or 0 if no write takes place) select a 16-bit window of the full interrupt pending array.

A `1` bit indicates that interrupt is currently asserted. IRQs are assumed to be level-sensitive, and the relevant `meipa` bit is cleared by servicing the requestor so that it deasserts its interrupt request.

When any interrupt of sufficient priority is both set in `meipa` and enabled in `meiea`, the standard RISC-V external interrupt pending bit `mip.meip` is asserted. In other words, `meipa` is filtered by `meiea` to generate the standard `mip.meip` flag. So, an external interrupt is taken when *all* of the following are true:

- An interrupt is currently asserted in `meipa`
- The matching interrupt enable bit is set in `meiea`
- The interrupt priority is greater than or equal to the preemption priority in `meicontext`
- The standard M-mode interrupt enable `mstatus.mie` is set
- The standard M-mode global external interrupt enable `mie.meie` is set

In this case, the processor jumps to either:

- `mtvec` directly, if vectoring is disabled (`mtvec[0]` is 0)
- `mtvec + 0x2c`, if vectoring is enabled (`mtvec[0]` is 1)

Bits	Name	Description
<b>31:16</b>	<code>window</code>	16-bit read-only window into the external interrupt pending array
<b>15:5</b>	-	RES0
<b>4:0</b>	<code>index</code>	Write-only, self-clearing field (no value is stored) used to control which window of the array appears in <code>window</code> .

### 3.8.3. meifa

Address: `0xbe2`

External interrupt force array. Contains a read-write bit for every interrupt request. Writing a 1 to a bit in the interrupt force array causes the corresponding bit to become pending in `meipa`. Software can use this feature to manually trigger a particular interrupt.

There are no restrictions on using `meifa` inside of an interrupt. The more useful case here is to schedule some lower-priority handler from within a high-priority interrupt, so that it will execute before the core returns to the foreground code. Implementers may wish to reserve some external IRQs with their external inputs tied to 0 for this purpose.

Bits can be cleared by software, and are cleared automatically by hardware upon a read of `meinext` which returns the corresponding IRQ number in `meinext.irq` (no matter whether `meinext.update` is written).

`meifa` implements the same array window indexing scheme as `meiea` and `meipa`.

Bits	Name	Description
<b>31:16</b>	<code>window</code>	16-bit read/write window into the external interrupt force array
<b>15:5</b>	-	RES0

Bits	Name	Description
4:0	<code>index</code>	Write-only, self-clearing field (no value is stored) used to control which window of the array appears in <code>window</code> .

### 3.8.4. `meipra`

Address: `0xbe3`

External interrupt priority array. Each interrupt has an (up to) 4-bit priority value associated with it, and each access to this register reads and/or writes a 16-bit window containing four such priority values. When less than 16 priority levels are available, the LSBs of the priority fields are hardwired to 0.

When an interrupt's priority is lower than the current preemption priority `meicontext.preempt`, it is treated as not being pending. The pending bit in `meipa` will still assert, but the machine external interrupt pending bit `mip.meip` will not, so the processor will ignore this interrupt. See `meicontext`.

Bits	Name	Description
31:16	<code>window</code>	16-bit read/write window into the external interrupt priority array, containing four 4-bit priority values.
15:7	-	RES0
6:0	<code>index</code>	Write-only, self-clearing field (no value is stored) used to control which window of the array appears in <code>window</code> .

### 3.8.5. `meinext`

Address: `0xbe4`

Get next interrupt. Contains the index of the highest-priority external interrupt which is both asserted in `meipa` and enabled in `meiea`, left-shifted by 2 so that it can be used to index an array of 32-bit function pointers. If there is no such interrupt, the MSB is set.

When multiple interrupts of the same priority are both pending and enabled, the lowest-numbered wins. Interrupts with priority less than `meicontext.ppreempt`—the *previous* preemption priority—are treated as though they are not pending. This is to ensure that a preempting interrupt frame does not service interrupts which may be in progress in the frame that was preempted.

Bits	Name	Description
31	<code>noirq</code>	Set when there is no external interrupt which is enabled, pending, and has sufficient priority. Can be efficiently tested with a <code>bltz</code> or <code>bgez</code> instruction.
30:11	-	RES0
10:2	<code>irq</code>	Index of the highest-priority active external interrupt. Zero when no external interrupts with sufficient priority are both pending and enabled.

Bits	Name	Description
1	-	RES0
0	update	Writing 1 (self-clearing) causes hardware to update <code>meicontext</code> according to the IRQ number and preemption priority of the interrupt indicated in <code>noirq/irq</code> . This should be done in a single atomic operation, i.e. <code>csrrsi a0, meinext, 0x1</code> .

### 3.8.6. meicontext

Address: `0xbe5`

External interrupt context register. Configures the priority level for interrupt preemption, and helps software track which interrupt it is currently in. The latter is useful when a common interrupt service routine handles interrupt requests from multiple instances of the same peripheral.

A three-level stack of preemption priorities is maintained in the `preempt`, `ppreempt` and `pppreempt` fields. The priority stack is saved when hardware enters the external interrupt vector, and restored by an `mret` instruction if `meicontext.mreteirq` is set.

The top entry of the priority stack, `preempt`, is used by hardware to ensure that only higher-priority interrupts can preempt the current interrupt. The next entry, `ppreempt`, is used to avoid servicing interrupts which may already be in progress in a frame that was preempted. The third entry, `pppreempt`, has no hardware effect, but ensures that `preempt` and `ppreempt` can be correctly saved/restored across arbitrary levels of preemption.

Bits	Name	Description
31:28	pppreempt	Previous <code>ppreempt</code> . Set to <code>ppreempt</code> on priority save, set to zero on priority restore. Has no hardware effect, but ensures that when <code>meicontext</code> is saved/restored correctly, <code>preempt</code> and <code>ppreempt</code> stack correctly through arbitrarily many preemption frames.
27:24	ppreempt	Previous <code>preempt</code> . Set to <code>preempt</code> on priority save, restored to to <code>pppreempt</code> on priority restore.  IRQs of lower priority than <code>ppreempt</code> are not visible in <code>meinext</code> , so that a preemptee is not re-taken in the preempting frame.
23:21	-	RES0



Bits	Name	Description
20:16	<code>preempt</code>	<p>Minimum interrupt priority to preempt the current interrupt. Interrupts with lower priority than <code>preempt</code> do not cause the core to transfer to an interrupt handler. Updated by hardware when <code>meinext.update</code> is written, or when hardware enters the external interrupt vector.</p> <p>If an interrupt is present in <code>meinext</code>, then <code>preempt</code> is set to one level greater than that interrupt's priority. Otherwise, <code>ppreempt</code> is set to one level greater than the maximum interrupt priority, disabling preemption.</p>
15	<code>noirq</code>	Not in interrupt (read/write). Set to 1 at reset. Set to <code>meinext.noirq</code> when <code>meinext.update</code> is written. No hardware effect.
14:13	-	RES0
12:4	<code>irq</code>	Current IRQ number (read/write). Set to <code>meinext.irq</code> when <code>meinext.update</code> is written.
3	<code>mtiesave</code>	Reads as the current value of <code>mie.mtie</code> , if <code>clearts</code> is set. Otherwise reads as 0. Writes are ORed into <code>mie.mtie</code> .
2	<code>msiesave</code>	Reads as the current value of <code>mie.msie</code> , if <code>clearts</code> is set. Otherwise reads as 0. Writes are ORed into <code>mie.msie</code> .
1	<code>clearts</code>	<p>Write-1 self-clearing field. Writing 1 will clear <code>mie.mtie</code> and <code>mie.msie</code>, and present their prior values in the <code>mtiesave</code> and <code>msiesave</code> of this register. This makes it safe to re-enable IRQs (via <code>mstatus.mie</code>) without the possibility of being preempted by the standard timer and soft interrupt handlers, which may not be aware of Hazard3's interrupt hardware.</p> <p>The clear due to <code>clearts</code> takes precedence over the set due to <code>mtiesave/msiesave</code>, although it would be unusual for software to write both on the same cycle.</p>
0	<code>mreteirq</code>	<p>Enable restore of the preemption priority stack on <code>mret</code>. This bit is set on entering the external interrupt vector, cleared by <code>mret</code>, and cleared upon taking any trap other than an external interrupt.</p> <p>Provided <code>meicontext</code> is saved on entry to the external interrupt vector (before enabling preemption), is restored before exiting, and the standard software/timer IRQs are prevented from preempting (e.g. by using <code>clearts</code>), this flag allows the hardware to safely manage the preemption priority stack even when an external interrupt handler may take exceptions.</p>

The following is an example of an external interrupt vector (`mip.meip`) which implements nested, prioritised interrupt dispatch using `meicontext` and `meinext`:

```

isr_external_irq:
    // Save caller saves and exception return state whilst IRQs are disabled.
    // We can't be pre-empted during this time, but if a higher-priority IRQ
    // arrives ("late arrival"), that will be the one displayed in meinext.
    addi sp, sp, -80
    sw ra, 0(sp)
    ... snip
    sw t6, 60(sp)

    csrr a0, mepc
    sw a0, 64(sp)
    // Set bit 1 when reading to clear+save mie.mtie and mie.msie
    csrrsi a0, meicontext, 0x2
    sw a0, 68(sp)
    csrr a0, mstatus
    sw a0, 72(sp)

    j get_next_irq

dispatch_irq:
    // Preemption priority was configured by meinext update, so enable preemption:
    csrrsi mstatus, 0x8
    // meinext is pre-shifted by 2, so only an add is required to index table
    la a1, _external_irq_table
    add a1, a1, a0
    jalr ra, a1

    // Disable IRQs on returning so we can sample the next IRQ
    csrci mstatus, 0x8

get_next_irq:
    // Sample the current highest-priority active IRQ (left-shifted by 2) from
    // meinext, and write 1 to the LSB to tell hardware to tell hw to update
    // meicontext with the preemption priority (and IRQ number) of this IRQ
    csrrsi a0, meinext, 0x1
    // MSB will be set if there is no active IRQ at the current priority level
    bgez a0, dispatch_irq

no_more_irqs:
    // Restore saved context and return from handler
    lw a0, 64(sp)
    csrw mepc, a0
    lw a0, 68(sp)
    csrw meicontext, a0
    lw a0, 72(sp)
    csrw mstatus, a0

    lw ra, 0(sp)
    ... snip
    lw t6, 60(sp)

```

```
addi sp, sp, 80
mret
```

## 3.9. Custom Memory Protection CSRs

### 3.9.1. pmpcfgm0

Address: 0xbd0

PMP M-mode configuration. One bit per PMP region. Setting a bit makes the corresponding region apply to M-mode (like the `pmpcfg.L` bit) but does not lock the region.

PMP is useful for non-security-related purposes, such as stack guarding and peripheral emulation. This extension allows M-mode to freely use any currently unlocked regions for its own purposes, without the inconvenience of having to lock them.

Note that this does not grant any new capabilities to M-mode, since in the base standard it is already possible to apply unlocked regions to M-mode by locking them. In general, PMP regions should be locked in ascending region number order so they can't be subsequently overridden by currently unlocked regions.

Note also that this is not the same as the "rule locking bypass" bit in the ePMP extension, which does not permit locked and unlocked M-mode regions to coexist.

Bits	Name	Description
31:16	-	RES0
15:0	<code>m</code>	Regions apply to M-mode if this bit <i>or</i> the corresponding <code>pmpcfg.L</code> bit is set. Regions are locked if and only if the corresponding <code>pmpcfg.L</code> bit is set.

## 3.10. Custom Power Control CSRs

### 3.10.1. msleep

Address: 0xbf0

M-mode sleep control register.

Bits	Name	Description
31:3	-	RES0
2	<code>deepsleep</code>	Deassert the clock request signal when entering the block or WFI state, and wait for clock acknowledge to reassert before leaving the block or WFI state.

Bits	Name	Description
<b>1</b>	<b>block</b>	<p>Write 1 to enter a WFI sleep state until either an unblock signal is received, or an interrupt is asserted that would cause a WFI to exit. Clears automatically when leaving the blocked state.</p> <p>If an unblock signal has been received since the last time <b>block</b> was written to 1, the write is ignored. In other words, the blocked state falls through immediately in this case.</p> <p>An unblock signal is received when another hart writes 1 to its <b>unblock</b> register, or for some other platform-specified reason.</p>
<b>0</b>	<b>unblock</b>	<p>Write 1 to post an unblock signal to other harts in the system. Always reads back as 0.</p>

### 3.10.2. sleep

Address: **0x8f0**

U-mode sleep control register. A subset of the fields in **msleep**. If **mstatus.tw** is 1, then attempting to access this register from U-mode causes an illegal opcode trap.

Bits	Name	Description
<b>31:2</b>	-	RES0
<b>1</b>	<b>block</b>	U-mode access to the <b>msleep.block</b> bit
<b>0</b>	<b>unblock</b>	U-mode access to the <b>msleep.unblock</b> bit

# Chapter 4. Debug

Hazard3, along with its external debug components, implements version 0.13.2 of the RISC-V debug specification. It supports the following:


- Run/halt/reset control as required
- Abstract GPR access as required
- Program Buffer, 2 words plus `impebreak`
- Automatic trigger of abstract command (`abstractauto`) on `data0` or Program Buffer access for efficient memory block transfers from the host
- (Optional) System Bus Access, either through a dedicated AHB-Lite master, or multiplexed with a processor load/store port
- (Optional) An instruction address trigger unit (hardware breakpoints)

## 4.1. Debug Topologies

Hazard3's Debug Module has the following interfaces:

- An upstream AMBA 3 APB port — the "Debug Module Interface" — for host access to the Debug Module
- A downstream Hazard3-specific interface to one or more cores (*multicore support is experimental*)
- Some reset request/acknowledge signals which require careful handshaking with system-level reset logic

This is shown in the example topology below.



The Debug Module *must* be connected directly to the processors without intervening registers. This implies the Debug Module is in the same clock domain as the processors, so multiple processors on the same Debug Module must share a common clock.

Upstream of the Debug Module is at least one Debug Transport Module, which bridges some host-facing interface such as JTAG to the APB Debug Module Interface. Hazard3 provides an implementation of a standard RISC-V JTAG-DTM, but any APB master could be used. The Debug Module requires at least 7 bits of word addressing, i.e. 9 bits of byte address space.

An APB arbiter could be inserted here, to allow multiple transports to be used, provided the host(s) avoid using multiple transports concurrently. This also admits simple implementation of self-hosted debug, by mapping the Debug Module to a system-level peripheral address space.

The clock domain crossing (if any) occurs on the downstream port of the Debug Transport Module. Hazard3's JTAG-DTM implementation runs entirely in the TCK domain, and instantiates a bus clock-crossing module internally to bridge a TCK-domain internal APB bus to an external bus in the processor clock domain.

It is possible to instantiate multiple Debug Modules, one per core, and attach them to a single Debug Transport Module. This is not the preferred topology, but it does allow multiple cores to be independently clocked.

## 4.2. Implementation-defined behaviour

Features implemented by the Hazard3 Debug Module (beyond the mandatory):

- Halt-on-reset, selectable per-hart

- Program Buffer, size 2 words, `impebreak` = 1.
- A single data register (`data0`) is implemented as a per-hart CSR accessible by the DM
- `abstractauto` is supported on the `data0` register
- Up to 32 harts selectable via `hartsel`

Not implemented:

- Hart array mask selection
- Abstract access memory
- Abstract access CSR
- Post-incrementing abstract access GPR
- System bus access

The core behaves as follows:

- Branch, `jal`, `jalr` and `auipc` are illegal in debug mode, because they observe PC: attempting to execute will halt Program Buffer execution and report an exception in `abstractcs.cmderr`
- The `dret` instruction is not implemented (a special purpose DM-to-core signal is used to signal resume)
- The `dscratch` CSRs are not implemented
- The DM's `data0` register is mapped into the core as a CSR, `dmdata0`, address `0xbff`.
  - Raises an illegal instruction exception when accessed outside of Debug Mode
  - The DM ignores attempted core writes to the CSR, unless the DM is currently executing an abstract command on that core
  - Used by the DM to implement abstract GPR access, by injecting CSR read/write instructions
- `dcsr.stepie` is hardwired to 0 (no interrupts during single stepping)
- `dcsr.stopcount` and `dcsr.stoptime` are hardwired to 1 (no counter or internal timer increment in debug mode)
- `dcsr.mprven` is hardwired to 0
- `dcsr.prv` is hardwired to 3 (M-mode)

See also [Standard Debug Mode CSRs](#) for more details on the core-side Debug Mode registers.

The debug host must use the Program Buffer to access CSRs and memory. This carries some overhead for individual accesses, but is efficient for bulk transfers: the `abstractauto` feature allows the DM to trigger the Program Buffer and/or a GPR transfer automatically following every `data0` access, which can be used for e.g. autoincrementing read/write memory bursts. Program Buffer read/writes can also be used as `abstractauto` triggers: this is less useful than the `data0` trigger, but takes little extra effort to implement, and can be used to read/write a large number of CSRs efficiently.

Abstract memory access is not implemented because, for bulk transfers, it offers no better throughput than Program Buffer execution with `abstractauto`. Non-bulk transfers, while slower, are

still instantaneous from the perspective of the human at the other end of the wire.

The Hazard3 Debug Module has experimental support for multi-core debug. Each core possesses exactly one hardware thread (hart) which is exposed to the debugger. The RISC-V specification does not mandate what mapping is used between the Debug Module hart index `hartsel` and each core's `mhartid` CSR, but a 1:1 match of these values is the least likely to cause issues. Each core's `mhartid` can be configured using the `MHARTID_VAL` parameter during instantiation.

## 4.3. Debug Module to Core Interface

The DM can inject instructions directly into the core's instruction prefetch buffer. This mechanism is used to execute the Program Buffer, or used directly by the DM, issuing hardcoded instructions to manipulate core state.

The DM's `data0` register is exposed to the core as a debug mode CSR. By issuing instructions to make the core read or write this dummy CSR, the DM can exchange data with the core. To read from a GPR `x` into `data0`, the DM issues a `csrw data0, x` instruction. Similarly `csrr x, data0` will write `data0` to that GPR. The DM always follows the CSR instruction with an `ebreak`, just like the implicit `ebreak` at the end of the Program Buffer, so that it is notified by the core when the GPR read instruction sequence completes.

TODO reset interface description



# Appendix A: Instruction Cycle Counts

All timings are given assuming perfect bus behaviour (no downstream bus stalls), and that the core is configured with `MULDIV_UNROLL = 2` and all other configuration options set for maximum performance.

## A.1. RV32I

Instruction	Cycles	Note
Integer Register-register		
<code>add rd, rs1, rs2</code>	1	
<code>sub rd, rs1, rs2</code>	1	
<code>slt rd, rs1, rs2</code>	1	
<code>sltu rd, rs1, rs2</code>	1	
<code>and rd, rs1, rs2</code>	1	
<code>or rd, rs1, rs2</code>	1	
<code>xor rd, rs1, rs2</code>	1	
<code>sll rd, rs1, rs2</code>	1	
<code>srl rd, rs1, rs2</code>	1	
<code>sra rd, rs1, rs2</code>	1	
Integer Register-immediate		
<code>addi rd, rs1, imm</code>	1	<code>nop</code> is a pseudo-op for <code>addi x0, x0, 0</code>
<code>slti rd, rs1, imm</code>	1	
<code>sltiu rd, rs1, imm</code>	1	
<code>andi rd, rs1, imm</code>	1	
<code>ori rd, rs1, imm</code>	1	
<code>xori rd, rs1, imm</code>	1	
<code>slli rd, rs1, imm</code>	1	
<code>srli rd, rs1, imm</code>	1	
<code>srai rd, rs1, imm</code>	1	
Large Immediate		
<code>lui rd, imm</code>	1	
<code>auipc rd, imm</code>	1	
Control Transfer		
<code>jal rd, label</code>	2 <sup>[1]</sup>	
<code>jalr rd, rs1, imm</code>	2 <sup>[1]</sup>	

Instruction	Cycles	Note
beq rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
bne rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
blt rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
bge rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
bltu rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
bgeu rs1, rs2, label	1 or 2 <sup>[1]</sup>	1 if correctly predicted, 2 if mispredicted.
Load and Store		
lw rd, imm(rs1)	1 or 2	1 if next instruction is independent, 2 if dependent. <sup>[2]</sup>
lh rd, imm(rs1)	1 or 2	1 if next instruction is independent, 2 if dependent. <sup>[2]</sup>
lhu rd, imm(rs1)	1 or 2	1 if next instruction is independent, 2 if dependent. <sup>[2]</sup>
lb rd, imm(rs1)	1 or 2	1 if next instruction is independent, 2 if dependent. <sup>[2]</sup>
lbu rd, imm(rs1)	1 or 2	1 if next instruction is independent, 2 if dependent. <sup>[2]</sup>
sw rs2, imm(rs1)	1	
sh rs2, imm(rs1)	1	
sb rs2, imm(rs1)	1	

## A.2. M Extension

Timings assume the core is configured with `MULDIV_UNROLL = 2` and `MUL_FAST = 1`. I.e. the sequential multiply/divide circuit processes two bits per cycle, and a separate dedicated multiplier is present for the `mul` instruction.

Instruction	Cycles	Note
32 × 32 → 32 Multiply		
mul rd, rs1, rs2	1	
32 × 32 → 64 Multiply, Upper Half		
mulh rd, rs1, rs2	1	
mulhsu rd, rs1, rs2	1	
mulhu rd, rs1, rs2	1	
Divide and Remainder		
div rd, rs1, rs2	18 or 19	Depending on sign correction
divu rd, rs1, rs2	18	
rem rd, rs1, rs2	18 or 19	Depending on sign correction
remu rd, rs1, rs2	18	

## A.3. A Extension

Instruction	Cycles	Note
Load-Reserved/Store-Conditional		
<code>lr.w rd, (rs1)</code>	1 or 2	2 if next instruction is dependent <sup>[2]</sup> , an <code>lr.w</code> , <code>sc.w</code> or <code>amo*.w</code> . <sup>[3]</sup>
<code>sc.w rd, rs2, (rs1)</code>	1 or 2	2 if next instruction is dependent <sup>[2]</sup> , an <code>lr.w</code> , <code>sc.w</code> or <code>amo*.w</code> . <sup>[3]</sup>
Atomic Memory Operations		
<code>amoswap.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amoadd.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amoxor.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amoand.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amoor.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amomin.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amomax.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amominu.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>
<code>amomaxu.w rd, rs2, (rs1)</code>	4+	4 per attempt. Multiple attempts if reservation is lost. <sup>[4]</sup>

## A.4. C Extension

All C extension 16-bit instructions are aliases of base RV32I instructions. On Hazard3, they perform identically to their 32-bit counterparts.

A consequence of the C extension is that 32-bit instructions can be non-naturally-aligned. This has no penalty during sequential execution, but branching to a 32-bit instruction that is not 32-bit-aligned carries a 1 cycle penalty, because the instruction fetch is cracked into two naturally-aligned bus accesses.

## A.5. Privileged Instructions (including Zicsr)

Instruction	Cycles	Note
CSR Access		
<code>csrrw rd, csr, rs1</code>	1	
<code>csrrc rd, csr, rs1</code>	1	
<code>csrrs rd, csr, rs1</code>	1	
<code>csrrwi rd, csr, imm</code>	1	
<code>csrrci rd, csr, imm</code>	1	
<code>csrrsi rd, csr, imm</code>	1	
Trap Request		

Instruction	Cycles	Note
<code>ecall</code>	3	Time given is for jumping to <code>mtvec</code>
<code>ebreak</code>	3	Time given is for jumping to <code>mtvec</code>

## A.6. Bit Manipulation

Instruction	Cycles	Note
Zba (address generation)		
<code>sh1add rd, rs1, rs2</code>	1	
<code>sh2add rd, rs1, rs2</code>	1	
<code>sh3add rd, rs1, rs2</code>	1	
Zbb (basic bit manipulation)		
<code>andn rd, rs1, rs2</code>	1	
<code>clz rd, rs1</code>	1	
<code>cpop rd, rs1</code>	1	
<code>ctz rd, rs1</code>	1	
<code>max rd, rs1, rs2</code>	1	
<code>maxu rd, rs1, rs2</code>	1	
<code>min rd, rs1, rs2</code>	1	
<code>minu rd, rs1, rs2</code>	1	
<code>orc.b rd, rs1</code>	1	
<code>orn rd, rs1, rs2</code>	1	
<code>rev8 rd, rs1</code>	1	
<code>rol rd, rs1, rs2</code>	1	
<code>ror rd, rs1, rs2</code>	1	
<code>rori rd, rs1, imm</code>	1	
<code>sxt.b rd, rs1</code>	1	
<code>sxt.h rd, rs1</code>	1	
<code>xnor rd, rs1, rs2</code>	1	
<code>zext.h rd, rs1</code>	1	
<code>zext.b rd, rs1</code>	1	<code>zext.b</code> is a pseudo-op for <code>andi rd, rs1, 0xff</code>
Zbc (carry-less multiply)		
<code>clmul rd, rs1, rs2</code>	1	
<code>clmulh rd, rs1, rs2</code>	1	
<code>clmulr rd, rs1, rs2</code>	1	

Instruction	Cycles	Note
Zbs (single-bit manipulation)		
<code>bclr rd, rs1, rs2</code>	1	
<code>bclri rd, rs1, imm</code>	1	
<code>bext rd, rs1, rs2</code>	1	
<code>bexti rd, rs1, imm</code>	1	
<code>binv rd, rs1, rs2</code>	1	
<code>binvi rd, rs1, imm</code>	1	
<code>bset rd, rs1, rs2</code>	1	
<code>bseti rd, rs1, imm</code>	1	
Zbkb (basic bit manipulation for cryptography)		
<code>pack rd, rs1, rs2</code>	1	
<code>packh rd, rs1, rs2</code>	1	
<code>brev8 rd, rs1</code>	1	
<code>zip rd, rs1</code>	1	
<code>unzip rd, rs1</code>	1	

## A.7. Branch Predictor

Hazard3 includes a minimal branch predictor, to accelerate tight loops:

- The instruction frontend remembers the last taken, backward branch
- If the same branch is seen again, it is predicted taken
- All other branches are predicted nontaken
- If a predicted-taken branch is not taken, the predictor state is cleared, and it will be predicted nontaken on its next execution.

Correctly predicted branches execute in one cycle: the frontend is able to stitch together the two nonsequential fetch paths so that they appear sequential. Mispredicted branches incur a penalty cycle, since a nonsequential fetch address must be issued when the branch is executed.

[1] A jump or branch to a 32-bit instruction which is not 32-bit-aligned requires one additional cycle, because two naturally aligned bus cycles are required to fetch the target instruction.

[2] If an instruction in stage 2 (e.g. an `add`) uses data from stage 3 (e.g. a `lw` result), a 1-cycle bubble is inserted between the pair. A load data → store data dependency is *not* an example of this, because data is produced and consumed in stage 3. However, load data → load address *would* qualify, as would e.g. `sc.w` → `beqz`.

[3] A pipeline bubble is inserted between `lr.w/sc.w` and an immediately-following `lr.w/sc.w/amo*`, because the AHB5 bus standard does not permit pipelined exclusive accesses. A stall would be inserted between `lr.w` and `sc.w` anyhow, so the local monitor can be updated based on the `lr.w` data phase in time to suppress the `sc.w` address phase.

[4] AMOs are issued as a paired exclusive read and exclusive write on the bus, at the maximum speed of 2 cycles per access, since the bus does not permit pipelining of exclusive reads/writes. If the write phase fails due to the global monitor reporting a lost reservation, the instruction loops at a rate of 4 cycles per loop, until success. If the read reservation is refused by the global monitor, the instruction generates a Store/AMO Fault exception, to avoid an infinite loop.

# Appendix B: Instruction Pseudocode

This section is a quick reference for the operation of the instructions supported by Hazard3, in Verilog syntax. Conventions used in this section:

- `rs1`, `rs2` and `rd` are 32-bit unsigned vector variables referring to the two register operands and the destination register
- `imm` is a 32-bit unsigned vector referring to the instruction's immediate value
- `pc` is a 32-bit unsigned vector referring to the program counter
- `mem` is an array of 8-bit unsigned vectors, each corresponding to a byte address in memory.

## B.1. RV32I: Register-register

With the exception of the shift instructions, all instructions in this section have an immediate range of -2048 to 2047. Negative immediates can be useful for the bitwise operations too: for example `not rd, rs1` is a pseudo-op for `xori rd, rs1, -1`.

Shift instructions have an immediate range of 0 to 31.

### B.1.1. add

Add register to register.

Syntax:

```
add rd, rs1, rs2
```

Operation:

```
rd = rs1 + rs2;
```

### B.1.2. sub

Subtract register from register.

Syntax:

```
sub rd, rs1, rs2
```

Operation:

```
rd = rs1 - rs2;
```

### B.1.3. slt

Set if less than (signed).

Syntax:

```
slt rd, rs1, rs2
```

Operation:

```
rd = $signed(rs1) < $signed(rs2);
```

### B.1.4. sltu

Set if less than (unsigned).

Syntax:

```
sltu rd, rs1, rs
```

Operation:

```
rd = rs1 < rs2;
```

### B.1.5. and

Bitwise AND.

Syntax:

```
and rd, rs1, rs2
```

Operation:

```
rd = rs1 & rs2;
```

### B.1.6. or

Bitwise OR.

Syntax:

```
or rd, rs1, rs2`
```

Operation:

```
rd = rs1 | rs2;
```

### **B.1.7. xor**

Bitwise XOR.

Syntax:

```
xor rd, rs1, rs2
```

Operation:

```
rd = rs1 ^ rs2;
```

### **B.1.8. sll**

Shift left, logical.

Syntax:

```
sll rd, rs1, rs2
```

Operation:

```
rd = rs1 << rs2;
```

### **B.1.9. srl**

Shift right, logical.

Syntax:

```
srl rd, rs1, rs2
```

Operation:

```
rd = rs1 >> rs2;
```



### B.1.10. sra

Shift right, arithmetic.

Syntax:

```
sra rd, rs1, rs2
```

Operation:

```
rd = rs1 >>> rs2;
```

## B.2. RV32I: Register-immediate

### B.2.1. addi

Add register to immediate.

Syntax:

```
addi rd, rs1, imm
```

Operation:

```
rd = rs1 + imm
```

### B.2.2. slti

Set if less than immediate (signed).

Syntax:

```
slti rd, rs1, imm
```

Operation:

```
rd = $signed(rs1) < $signed(imm);
```

### B.2.3. sltiu

Set if less than immediate (unsigned).

Syntax:

```
sltiu rd, rs1, imm
```

Operation:

```
rd = rs1 < imm;
```

### B.2.4. andi

Bitwise AND with immediate.

Syntax:

```
andi rd, rs1, imm
```

Operation:

```
rd = rs1 & imm;
```

### B.2.5. ori

Bitwise OR with immediate.

Syntax:

```
ori rd, rs1, imm
```

Operation:

```
rd = rs1 | imm;
```

### B.2.6. xori

Bitwise XOR with immediate.

Syntax:

```
xori rd, rs1, imm
```

Operation:

```
rd = rs1 ^ imm;
```

### B.2.7. slli

Shift left, logical, immediate.

Syntax:

```
slli rd, rs1, imm
```

Operation:

```
rd = rs1 << imm;
```

### B.2.8. srli

Shift right, logical, immediate.

Syntax:

```
srli rd, rs1, imm
```

Operation:

```
rd = rs1 >> imm;
```

### B.2.9. srai

Shift right, arithmetic, immediate.

Syntax:

```
srai rd, rs1, imm
```

Operation:

```
rd = rs1 >>> imm;
```

## B.3. RV32I: Large immediate

### B.3.1. lui

Load upper immediate.

Syntax:

```
lui rd, imm
```

Operation:

```
rd = imm;
```

(**imm** is a 20-bit value followed by 12 zeroes)

### B.3.2. auipc

Add upper immediate to program counter.

Syntax:

```
auipc rd, imm
```

Operation:

```
rd = pc + imm;
```

(**imm** is a 20-bit value followed by 12 zeroes)

## B.4. RV32I: Control transfer

### B.4.1. jal

Jump and link.

Syntax:

```
jal rd, label  
j label      // rd is implicitly x0
```

Operation:

```
rd = pc + 4;  
pc = label;
```

#### NOTE

the 16-bit variant, **c.jal**, writes **pc + 2** to **rd**, rather than **pc + 4**. The **rd** value always points to the sequentially-next instruction.

### B.4.2. jalr

Jump and link, target is register.

Syntax:

```
jalr rd, rs1, imm // imm is implicitly 0 if omitted.  
jr rs1, imm       // rd is implicitly x0. imm is implicitly 0 if omitted.  
ret               // pseudo-op for jr ra
```

Operation:

```
rd = pc + 4;  
pc = rs1 + imm;
```

#### NOTE

the 16-bit variant, **c.jalr**, writes **pc + 2** to **rd**, rather than **pc + 4**. The **rd** value always points to the sequentially-next instruction.

### B.4.3. beq

Branch if equal.

Syntax:

```
beq rs1, rs2, label
```

Operation:

```
if (rs1 == rs2)  
    pc = label;
```

### B.4.4. bne

Branch if not equal.

Syntax:

```
bne rs1, rs2, label
```

Operation:

```
if (rs1 != rs2)  
    pc = label;
```

### B.4.5. blt

Branch if less than (signed).

Syntax:

```
blt rs1, rs2, label
```

Operation:

```
if ($signed(rs1) < $signed(rs2))  
    pc = label;
```

### B.4.6. bge

Branch if greater than or equal (signed).

Syntax:

```
bge rs1, rs2, label
```

Operation:

```
if ($signed(rs1) >= $signed(rs2))  
    pc = label;
```

### B.4.7. bltu

Branch if less than (unsigned).

Syntax:

```
bltu rs1, rs2, label
```

Operation:

```
if (rs1 < rs2)  
    pc = label;
```

### B.4.8. bgeu

Branch if less than or equal (unsigned).

Syntax:

```
bgeu rs1, rs2, label
```

Operation:

```
if (rs1 >= rs2)
    pc = label;
```

## B.5. RV32I: Load and Store

### B.5.1. lw

Load word.

Syntax:

```
lw rd, imm(rs1)
lw rd, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
rd = {
    mem[rs1 + imm + 3],
    mem[rs1 + imm + 2],
    mem[rs1 + imm + 1],
    mem[rs1 + imm]
};
```

### B.5.2. lh

Load halfword (signed).

Syntax:

```
lh rd, imm(rs1)
lh rd, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
rd = {
    {16{mem[rs1 + imm + 1][7]}}, // Sign-extend
    mem[rs1 + imm + 1],

```

```
    mem[rs1 + imm]
};
```

### B.5.3. lhu

Load halfword (unsigned).

Syntax:

```
lhu rd, imm(rs1)
lhu rd, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
rd = {
    16'h0000, // Zero-extend
    mem[rs1 + imm + 1],
    mem[rs1 + imm]
};
```

### B.5.4. lb

Load byte (signed).

Syntax:

```
lb rd, imm(rs1)
lb rd, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
rd = {
    {24{mem[rs1 + imm][7]}}, // Sign-extend
    mem[rs1 + imm]
};
```

### B.5.5. lbu

Load byte (unsigned).

Syntax:

```
lbu rd, imm(rs1)
lbu rd, (rs1)    // imm is implicitly 0 if omitted.
```



Operation:

```
rd = {  
    24'h000000, // Zero-extend  
    mem[rs1 + imm]  
};
```

### B.5.6. sw

Store word.

Syntax:

```
sw rs2, imm(rs1)  
sw rs2, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
mem[rs1 + imm]      = rs2[7:0];  
mem[rs1 + imm + 1] = rs2[15:8];  
mem[rs1 + imm + 2] = rs2[23:16];  
mem[rs1 + imm + 3] = rs2[31:24];
```

### B.5.7. sh

Store halfword.

Syntax:

```
sh rs2, imm(rs1)  
sh rs2, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
mem[rs1 + imm]      = rs2[7:0];  
mem[rs1 + imm + 1] = rs2[15:8];
```

### B.5.8. sb

Store byte.

Syntax:

```
sb rs2, imm(rs1)
```

```
sb rs2, (rs1)    // imm is implicitly 0 if omitted.
```

Operation:

```
mem[rs1 + imm] = rs2[7:0];
```

## B.6. M Extension

### B.6.1. mul

Multiply  $32 \times 32 \rightarrow 32$ .

Syntax:

```
mul rd, rs1, rs2
```

Operation:

```
rd = rs1 * rs2;
```

### B.6.2. mulh

Multiply signed (32) by signed (32), return upper 32 bits of the 64-bit result.

Syntax:

```
mulh rd, rs1, rs2
```

Operation:

```
// Both operands are sign-extended to 64 bits:  
wire [63:0] result_full = {{32{rs1[31]}}, rs1} * {{32{rs2[31]}}, rs2};  
rd = result_full[63:32];
```

### B.6.3. mulhsu

Multiply signed (32) by unsigned (32), return upper 32 bits of the 64-bit result.

Syntax:

```
mulhsu rd, rs1, rs2
```

Operation:

```
// rs1 is sign-extended, rs2 is zero-extended:
wire [63:0] result_full = {{32{rs1[31]}}, rs1} * {32'h00000000, rs2};
rd = result_full[63:32];
```

### B.6.4. mulhu

Multiply unsigned (32) by unsigned (32), return upper 32 bits of the 64-bit result.

Syntax:

```
mulhu rd, rs1, rs2
```

Operation:

```
wire [63:0] result_full = {32'h00000000, rs1} * {32'h00000000, rs2};
rd = result_full[63:32];
```

### B.6.5. div

Divide (signed).

Syntax:

```
div rd, rs1, rs2
```

Operation:

```
if (rs2 == 32'h0)
    rd = 32'hffffffff;
else if (rs1 == 32'h80000000 && rs2 == 32'hffffffff) // Signed overflow
    rd = 32'h80000000;
else
    rd = $signed(rs1) / $signed(rs2);
```

### B.6.6. divu

Divide (unsigned).

Syntax:

```
divu rd, rs1, rs2
```

Operation:

```
if (rs2 == 32'h0)
    rd = 32'hffffffff;
else
    rd = rs1 / rs2;
```

### B.6.7. rem

Remainder (signed).

Syntax:

```
rem rd, rs1, rs2
```

Operation:

```
if (rs2 == 32'h0)
    rd = rs1;
else
    rd = $signed(rs1) % $signed(rs2);
```

### B.6.8. remu

Remainder (unsigned).

Syntax:

```
remu rd, rs1, rs2
```

Operation:

```
if (rs2 == 32'h0)
    rd = rs1;
else
    rd = rs1 % rs2;
```

## B.7. A Extension

(TODO)

## B.8. C Extension

All C extension instructions are 16-bit aliases of 32-bit instructions from other extensions (in the case of Hazard3, entirely from the RV32I base extension). They behave identically to their 32-bit counterparts.

## B.9. Zba: Bit manipulation (address generation)

### B.9.1. sh1add

Add, with the first addend shifted left by 1.

Syntax:

```
sh1add rd, rs1, rs2
```

Operation:

```
rd = (rs1 << 1) + rs2;
```

### B.9.2. sh2add

Add, with the first addend shifted left by 2.

Syntax:

```
sh2add rd, rs1, rs2
```

Operation:

```
rd = (rs1 << 2) + rs2;
```

### B.9.3. sh3add

Add, with the first addend shifted left by 3.

Syntax:

```
sh3add rd, rs1, rs2
```

Operation:

```
rd = (rs1 << 3) + rs2;
```

## B.10. Zbb: Bit manipulation (basic)

### B.10.1. andn

Bitwise AND with inverted operand.

Syntax:

```
andn rd, rs1, rs2
```

Operation:

```
rd = rs1 & ~rs2;
```

### B.10.2. clz

Count leading zeroes (starting from MSB, searching LSB-ward).

Syntax:

```
clz rd, rs1
```

Operation:

```
rd = 32;          // Default = 32 if no set bits
reg found = 1'b0; // Local variable

for (i = 0; i < 32; i = i + 1) begin
    if (rs1[31 - i] && !found) begin
        found = 1'b1;
        rd = i;
    end
end
```

### B.10.3. cpop

Population count.

Syntax:

```
cpop rd, rs1
```

Operation:

```
rd = 0;
for (i = 0; i < 32; i = i + 1)
    rd = rd + rs1[i];
```

#### B.10.4. ctz

Count trailing zeroes (starting from LSB, searching MSB-ward).

Syntax:

```
ctz rd, rs1
```

Operation:

```
rd = 32;          // Default = 32 if no set bits
reg found = 1'b0; // Local variable

for (i = 0; i < 32; i = i + 1) begin
    if (rs1[i] && !found) begin
        found = 1'b1;
        rd = i;
    end
end
```

#### B.10.5. max

Maximum of two values (signed).

Syntax:

```
max rd, rs1, rs2
```

Operation:

```
if ($signed(rs1) < $signed(rs2))
    rd = rs2;
else
    rd = rs1;
```

### B.10.6. maxu

Maximum of two values (unsigned).

Syntax:

```
maxu rd, rs1, rs2
```

Operation:

```
if (rs1 < rs2)
    rd = rs2;
else
    rd = rs1;
```

### B.10.7. min

Minimum of two values (signed).

Syntax:

```
min rd, rs1, rs2
```

Operation:

```
if ($signed(rs1) < $signed(rs2))
    rd = rs1;
else
    rd = rs2;
```

### B.10.8. minu

Minimum of two values (unsigned).

Syntax:

```
minu rd, rs1, rs2
```

Operation:

```
if (rs1 < rs2)
    rd = rs1;
else
    rd = rs2;
```



### B.10.9. orc.b

Or-combine of bits within each byte.

Syntax:

```
orc.b rd, rs1
```

Operation:

```
rd = {  
    {8{|rs1[31:24]}},  
    {8{|rs1[23:16]}},  
    {8{|rs1[15:8]}},  
    {8{|rs1[7:0]}}  
};
```

### B.10.10. orn

Bitwise OR with inverted operand.

Syntax:

```
orn rd, rs1, rs2
```

Operation:

```
rd = rs1 | ~rs2;
```

### B.10.11. rev8

Reverse bytes within word.

Syntax:

```
rev8 rd, rs1
```

Operation:

```
rd = {  
    rs1[7:0],  
    rs1[15:8],  
    rs1[23:16],  
    rs1[31:24]
```

```
};
```

### B.10.12. rol

Rotate left.

Syntax:

```
rol rd, rs1, rs2
```

Operation:

```
if (rs2[4:0] == 0)
    rd = rs1;
else
    rd = (rs1 << rs2[4:0]) | (rs1 >> (32 - rs2[4:0]));
```

### B.10.13. ror

Rotate right.

Syntax:

```
ror rd, rs1, rs2
```

Operation:

```
if (rs2[4:0] == 0)
    rd = rs1;
else
    rd = (rs1 >> rs2[4:0]) | (rs1 << (32 - rs2[4:0]));
```

### B.10.14. rori

Rotate right, immediate.

Syntax:

```
ror rd, rs1, imm
```

Operation:

```
if (imm[4:0] == 0)
```

```
rd = rs1;
else
rd = (rs1 >> imm[4:0]) | (rs1 << (32 - imm[4:0]));
```

### B.10.15. sext.b

Sign-extend from byte.

Syntax:

```
sext.b rd, rs1
```

Operation:

```
rd = {
    {24{rs1[7]}},
    rs1[7:0]
};
```

### B.10.16. sext.h

Sign-extend from halfword.

Syntax:

```
sext.h rd, rs1
```

Operation:

```
rd = {
    {16{rs1[15]}},
    rs1[15:0]
};
```

### B.10.17. xnor

Bitwise XOR with inverted operand.

Syntax:

```
xnor rd, rs1, rs2
```

Operation:

```
rd = rs1 ^ ~rs2;
```

### B.10.18. zext.h

Zero-extend from halfword.

Syntax:

```
zext.h rd, rs1
```

Operation:

```
rd = {  
    16'h0000,  
    rs1[15:0]  
};
```

### B.10.19. zext.b

Zero-extend from byte.

Syntax:

```
zext.b rd, rs1
```

Operation:

```
// Pseudo-op for RV32I instruction  
andi rd, rs1, 0xff
```

## B.11. Zbc: Bit manipulation (carry-less multiply)

Each of these three instructions returns a 32-bit slice of the following 64-bit result:

```
reg [63:0] clmul_result;  
  
always @ (*) begin  
    clmul_result = 0;  
    for (i = 0; i < 32; i = i + 1) begin  
        if (rs2[i]) begin  
            clmul_result = clmul_result ^ ({32'h0, rs1} << i);  
        end  
    end  
end
```

```
end
```

### B.11.1. clmul

Carry-less multiply, low half.

Syntax:

```
clmul rd, rs1, rs2
```

Operation:

```
rd = cmul_result[31:0];
```

### B.11.2. clmulh

Carry-less multiply, high half.

Syntax:

```
clmulh rd, rs1, rs2
```

Operation:

```
rd = clmul_result[63:32];
```

### B.11.3. clmulr

Bit-reverse of carry-less multiply of bit-reverse.

Syntax:

```
clmulr rd, rs1, rs2
```

Operation:

```
rd = clmul_result[32:1];
```

## B.12. Zbs: Bit manipulation (single-bit)

### B.12.1. bclr

Clear single bit.

Syntax:

```
bclr rd, rs1, rs2
```

Operation:

```
rd = rs1 & ~(32'h1 << rs2[4:0]);
```

### B.12.2. bclri

Clear single bit (immediate).

Syntax:

```
bclri rd, rs1, imm
```

Operation:

```
rd = rs1 & ~(32'h1 << imm[4:0]);
```

### B.12.3. bext

Extract single bit.

Syntax:

```
bext rd, rs1, rs2
```

Operation:

```
rd = (rs1 >> rs2[4:0]) & 32'h1;
```

### B.12.4. bexti

Extract single bit (immediate).

Syntax:

```
bexti rd, rs1, imm
```

Operation:

```
rd = (rs1 >> imm[4:0]) & 32'h1;
```

### B.12.5. binv

Invert single bit.

Syntax:

```
binv rd, rs1, rs2
```

Operation:

```
rd = rs1 ^ (32'h1 << rs2[4:0]);
```

### B.12.6. binvi

Invert single bit (immediate).

Syntax:

```
binvi rd, rs1, imm
```

Operation:

```
rd = rs1 ^ (32'h1 << imm[4:0]);
```

### B.12.7. bset

Set single bit.

Syntax:

```
bset rd, rs1, rs2
```

Operation:

```
rd = rs1 | (32'h1 << rs2[4:0])
```

### B.12.8. bseti

Set single bit (immediate).

Syntax:

```
bseti rd, rs1, imm
```

Operation:

```
rd = rs1 | (32'h1 << imm[4:0]);
```

## B.13. Zbkb: Basic bit manipulation for cryptography

### NOTE

Zbkb has a large overlap with Zbb (basic bit manipulation). This section covers only those instruction in Zbkb but not in Zbb.

### B.13.1. brev8

Bit-reverse within each byte.

Syntax:

```
brev8 rd, rs1
```

Operation:

```
for (i = 0; i < 32; i = i + 8) begin
    for (j = 0; j < 8; j = j + 1) begin
        rd[i + j] = rs1[i + (7 - j)];
    end
end
```

### B.13.2. pack

Pack halfwords into word.

Syntax:

```
pack rd, rs1, rs2
```

Operation:



```
rd = {  
    rs2[15:0],  
    rs1[15:0]  
};
```

### B.13.3. packh

Pack bytes into halfword.

Syntax:

```
packh rd, rs1, rs2
```

Operation:

```
rd = {  
    16'h0000,  
    rs2[7:0],  
    rs1[7:0]  
};
```

### B.13.4. zip

Interleave upper/lower half of register into odd/even bits of result.

Syntax:

```
zip rd, rs1
```

Operation:

```
for (i = 0; i < 32; i = i + 2) begin  
    rd[i]      = rs1[i / 2];  
    rd[i + 1] = rs1[i / 2 + 16];  
end
```

### B.13.5. unzip

Deinterleave odd/even bits of register into upper/lower half of result.

Syntax:

```
unzip rd, rs1
```

Operation:

```
for (i = 0; i < 32; i = i + 2) begin
    rd[i / 2]      = rs1[i];
    rd[i / 2 + 16] = rs1[i + 1];
end
```