{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":326712077,"defaultBranch":"main","name":"PolarFire-FPGA-Splash-Kit","ownerLogin":"Mi-V-Soft-RISC-V","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2021-01-04T14:37:09.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/69243549?v=4","public":true,"private":false,"isOrgOwned":true},"refInfo":{"name":"","listCacheKey":"v0:1712235707.0","currentOid":""},"activityList":{"items":[{"before":"ee6e71337f9176bfcf758701c961895b1910bedd","after":"95640f27a605886e095072b64dc690e0e0c46a53","ref":"refs/heads/main","pushedAt":"2024-04-10T12:52:11.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Removal of Notice from readme as updated RISC-V HAL and MIV_RV32 solve the issue.","shortMessageHtmlLink":"Removal of Notice from readme as updated RISC-V HAL and MIV_RV32 solv…"}},{"before":"4201b757d4445e757aa83bd5f1c807144d46ff4a","after":"ee6e71337f9176bfcf758701c961895b1910bedd","ref":"refs/heads/main","pushedAt":"2024-04-04T12:48:31.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Dev/v2024.1 (#19)\n\nUpdating the following:\r\n\r\n1. Libero version to Libero SoC 2024.1\r\n2. MIV_RV32 version to 3.1.200\r\n3. MIV_ESS version to 2.0.200","shortMessageHtmlLink":"Dev/v2024.1 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"2222935627\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/issues/19\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/19/hovercard\" href=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/19\">#19</a>)"}},{"before":"13320e5ca527fd2480bac8ee476253834559e88f","after":"b8f97aa270f4ff11edd98614f273f8a1b12426ee","ref":"refs/heads/dev/v2024.1","pushedAt":"2024-04-04T12:47:42.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Merge branch 'main' into dev/v2024.1","shortMessageHtmlLink":"Merge branch 'main' into dev/v2024.1"}},{"before":null,"after":"13320e5ca527fd2480bac8ee476253834559e88f","ref":"refs/heads/dev/v2024.1","pushedAt":"2024-04-03T12:56:43.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Adding FlashPro Express job files.","shortMessageHtmlLink":"Adding FlashPro Express job files."}},{"before":"c5c9ae858c434a2eb7146095cae1111dde59df6f","after":"4201b757d4445e757aa83bd5f1c807144d46ff4a","ref":"refs/heads/main","pushedAt":"2023-10-31T17:16:15.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Dev/v2023.2 (#18)\n\nLibero Scripted Designs Update for v2023.2\r\nMIV_RV32 in the designs has been updated from: v3.1.100 to v3.1.200.\r\nMIV_ESS in the designs has been updated from: v2.0.100 to v2.0.200.\r\nUpdated Out-of-box example using the CoreTimer example for MIV_RV32. After programming the bitstream, software boots out of the box from the LSRAM.\r\nFlashPro_Express_Projects have been updated to reflect the latest design changes\r\nReadme files updated.\r\n\r\n---------\r\n\r\nCo-authored-by: Ciaran Lappin <ciaran.lappin@microchip.com>","shortMessageHtmlLink":"Dev/v2023.2 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1970893097\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/issues/18\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/18/hovercard\" href=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/18\">#18</a>)"}},{"before":null,"after":"b425fd5d3e9a2691e00b78ea2f4e34aa2fe46fe6","ref":"refs/heads/dev/v2023.2","pushedAt":"2023-10-31T16:39:39.000Z","pushType":"branch_creation","commitsCount":0,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Updating FlashPro Express projects with latest job files.","shortMessageHtmlLink":"Updating FlashPro Express projects with latest job files."}},{"before":"7b8eb613447693b79ee05cab92405fc12acd07ec","after":"c5c9ae858c434a2eb7146095cae1111dde59df6f","ref":"refs/heads/main","pushedAt":"2023-07-12T15:42:13.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Libero Scripted Designs 2023.1 (#17)\n\n* LibSD Update for v2023.1 (#5)\r\n* Notice added to Libero_Project and FlashPro_Express_Projects regarding the work around for the MTVEC issue for FreeRTOS and the Fast Interrupt issue in the latest release of the MIV_RV32.  Please read the readme files in each of those folders to see if you are effected.\r\nLibero Scripted Designs Update towards Libero SoC v2023.1\r\n* MIV_RV32 in the designs has been updated from: v3.0.100 to v3.1.100. Some of the new features include: RISC-V F Extension and I-Cache.\r\n* Refactored TCL script library, updated for modularity, parameterization and input handling\r\n  * New dynamic paths added, should allow for better performance on non-Windows based OS systems.\r\n  * Design components are now downloaded dynamically for each design configuration\r\n  * Removed glitches which may have been seen when adapting the designs for VHDL\r\n  * Project folders for ES designs have been uniquified for traceability\r\n  * Project folders for MIV_RV32, MIV_RV32IMAF and MIV_RV32IMA have been uniquified for clarity and traceability\r\n* Improved TCL output messaging with regards to the design building and design flow progression\r\n* An example software program has been added to LSRAM-based configurations. After programming the bitstream, software boots out of the box from the LSRAM.\r\n* The clocking circuitry in all of the designs has been improved. A new 50MHz clock reference for the CCC has been added by replacing the RC Oscillator. Timing has been improved across the designs.\r\n* FlashPro_Express_Projects have been updated to reflect the latest design changes\r\n\r\nSigned-off by: <seb.slowikowski@microchip.com>\r\n\r\n* Update README.md\r\n\r\nAdding MIV_RV32 notice for FreeRTOS and fast interrupts.\r\n\r\n* Updated 'Notice' section (#16)\r\n\r\n---------\r\n\r\nCo-authored-by: Sebastian Slowikowski <55508128+seb-slowiko@users.noreply.github.com>","shortMessageHtmlLink":"Libero Scripted Designs 2023.1 (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1801210446\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/issues/17\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/17/hovercard\" href=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/17\">#17</a>)"}},{"before":"d9a92c43cbaf5005e5f72d9d71e03bad4393d188","after":"71b429320132bc006fdf1c3094c62e0b4db13431","ref":"refs/heads/develop","pushedAt":"2023-07-12T15:12:34.000Z","pushType":"pr_merge","commitsCount":1,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Updated 'Notice' section (#16)","shortMessageHtmlLink":"Updated 'Notice' section (<a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1801111861\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/issues/16\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/16/hovercard\" href=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/16\">#16</a>)"}},{"before":"9dfdec6b990e260fdb7897f4fc3c3ab6d772b335","after":"d9a92c43cbaf5005e5f72d9d71e03bad4393d188","ref":"refs/heads/develop","pushedAt":"2023-07-10T12:56:37.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Update README.md\n\nAdding MIV_RV32 notice for FreeRTOS and fast interrupts.","shortMessageHtmlLink":"Update README.md"}},{"before":"f1ec128711d984e2838b70718bea2dd4874b980a","after":"9dfdec6b990e260fdb7897f4fc3c3ab6d772b335","ref":"refs/heads/develop","pushedAt":"2023-07-07T15:29:09.000Z","pushType":"pr_merge","commitsCount":4,"pusher":{"login":"CLappin","name":null,"path":"/CLappin","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/23321933?s=80&v=4"},"commit":{"message":"Merge pull request #15 from seb-slowiko/main\n\nLibSD Update for v2023.1","shortMessageHtmlLink":"Merge pull request <a class=\"issue-link js-issue-link\" data-error-text=\"Failed to load title\" data-id=\"1790121430\" data-permission-text=\"Title is private\" data-url=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/issues/15\" data-hovercard-type=\"pull_request\" data-hovercard-url=\"/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/15/hovercard\" href=\"https://github.com/Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit/pull/15\">#15</a> from seb-slowiko/main"}}],"hasNextPage":false,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAELQpaOwA","startCursor":null,"endCursor":null}},"title":"Activity · Mi-V-Soft-RISC-V/PolarFire-FPGA-Splash-Kit"}