Rui (Rick) Xie

Personal Website: rickxie.cn (Updated Jan. 2023)

EDUCATION

Ph.D. Student, Computer System Engineering

Rensselaer Polytechnic Institute, Advisor: Tong Zhang

Troy, NY, United States

Mobile: +1 (518) 918-5886

Aug. 2022 - Present

Email: xier2@rpi.edu

B.Eng with Honors, Microelectronics Science and Engineering

Southern University of Science and Technology, Advisor: Quan Chen

Shenzhen, China Aug. 2018 - Jun. 2022

Experience

Engineer Intern

BTD Technologies

Shenzhen, China

Dec. 2021 - Jun. 2022

o Interface development of BTDSim: Improved the functions of the interface, Connected to Virtuoso

The University of Hong Kong (Host: Zhongrui Wang)

Jun. 2021 - Aug. 2021

o Feedback States Convergence Adjustment of Memristor: Fine-tuned the memristor device to I-V curve

• ARC One Implementation: Developed converge method of memristor device on ArC ONE and Keysights B1500A Visiting Student, Oxford International Study Abroad Programme

University of Oxford

Oxford, United Kingdom Jul. 2019 - Aug. 2019

o Big Data and Social Media: R Programming and Data Analysis

o University, Tutorial System and Interdisciplinary: Research on Mass Psychology and Higher Education

Research Interests

Computer System Design

Storage and Cache System

- o B-tree Based Cache System with Data Compression in DRAM:
 - 1. DRAM/SSD-based caching systems play an important role in modern IT infrastructure
 - 2. DRAM accounts for a significant (and increasing) portion of system TCO
 - 3. NAND flash memory has limited (and decreasing) P/E cycling endurance

Honors and Awards

- Excellent Graduate in Southern University of Science and Technology, Jun. 2022
- Graduation with Honor: College Graduate Excellence Award, Jun. 2022
- First Class of the Merit Student Scholarship, Sep. 2021
- Outstanding Cadre Award of Zhicheng College, May. 2021
- First Prize of College Student Innovation and Entrepreneurship Training Program, Mar. 2021
- Second Class of the Merit Student Scholarship, Sep. 2020
- Third Prize of China College IC Competition in Southern China, Jul. 2020
- Third Class of the Merit Student Scholarship, Sep. 2019

SERVICE

• Alumni Mentor of Zhicheng College at SUSTech, 2022

SKILLS

- Programming Languages: C++, C, Python, Java, Verilog HDL, Scala
- Software: Virtuoso, Quartus, ModelSim, Icepack, Silvaco, LTSPICE, Comsol, SolidWorks, AutoCAD, MATLAB Publications
 - 1. Ziyi Guan, Wenyong Zhou, Yuan Ren, Rui Xie, Hao Yu, Ngai Wong, "A Hardware-Aware Neural Architecture Search Pareto Front Exploration for In-Memory Computing," in Proc. 2022 IEEE 16th Int. Conf. Solid-State and Integrated Circuit Technology (ICSICT), Oct 2022 (invited paper)
 - 2. Yuan Ren, Wenyong Zhou, Ziyi Guan, Rui Xie, Quan Chen, Hao Yu, Ngai Wong, XMAS: An Efficient Customizable Flow for Crossbarred-Memristor Architecture Search, 59th Design Automation Conference **Engineering Track**
 - 3. Rui Xie, Mingyang Song, Junzhuo Zhou, Jie Mei, Quan Chen, A Fast Method for Steady-State Memristor Crossbar Array Circuit Simulation, 2021 IEEE International Conference on Integrated Circuits Technologies and Applications
 - 4. Quan Chen, Davi Fan, Rui Xie, Mingyang Song, Construction and optimization of neural networks for memristor arrays based on circuit simulation. CN 202110673101.

• RRAM (Resistive RAM) Non-Ideal Simulation, Jun. 2021 - Aug. 2021:

1. Designed a multiply-add method and developed a simulator by incorporating noise model and non-linearity, which helped in understanding the non-ideal behavior of RRAM.

• Neural architectural search for RRAM-based AI accelerator, Aug. 2021:

- 1. Developed an organized network with One-Shot NAS by NNI (an open source AutoML toolkit by Microsoft) and designed an optimized model for MNIST classification with constraints of RRAM Array topology and energy consumption.
- 2. Ranked 7th out of 24 participants in the EDAthon 2021 competition held by CEDA Hong Kong with graduate students.

• Steady-State Memristor Crossbar Array (MCA) Circuit Simulation, Apr. 2021 - Jul. 2021:

- 1. Exploited the structural regularity of MCAs to develop a preconditioner and designed the inverse process using Kronecker product and block matrix formula.
- Conducted numerical verification experiments, which helped in understanding the behavior of the memristor crossbar array circuit.

• A design of 4×4 Bits array multiplier based on virtuoso, Nov. 2020 - Dec. 2020:

- 1. Designed a 4 × 4 array multiplier of 180nm technique on Virtuoso of Cadence using a layered structure and organized locating and wiring.
- 2. Achieved 10x less area consumption than the common design.

• TPU development based on RISC-V and Chisel based on Scala, Sep. 2020 - Dec. 2020:

- 1. Built a Google TPU structure based on systolic array using Chisel and redesigned the lookup table multiplier.
- 2. Tested the VGG-16 network and achieved 10x less energy consumption than the common structure.

An Optimization Algorithm for Demosaicing Using DE-1 FPGA and Camera with LCD Screen Display, Oct. 2020 - Nov. 2020:

- 1. CCrafted a parallel demosaic algorithm with median filtering and gamma correction and designed a pipeline structure to store 4×4 pixel data for speed up.
- 2. Deployed the algorithm on DE1 FPGA, 5CSEMA5F31C6, and achieved a high precision with parallel computation.

• Surrogate Modeling of Electro-Thermal Simulation, Sep. 2020 - Nov. 2020:

1. Simulated the process of SiC sandwich devices with Ansys Icepak and designed a surrogate model, which helped in predicting the performance of the device under different operating conditions.

• A LSTM-based Campus Bus Travel Time Prediction Software Development, Mar. 2020 - Jun. 2020:

- 1. Developed a system to estimate the arrival time of the bus and deployed it on the Mini Program of a social media app (WeChat).
- 2. Utilized LSTM-based prediction method with friendly UI and displayed the congestion level and arrival time.
- 3. Won the first prize of the 2021 School of Microelectronics Innovation Competition.

• SOBEL Operator Edge Detection on FPGA Based on ARM Architecture, Mar. 2020 - May. 2020:

- 1. Customized architecture by CMSDK of Arm Cortex-M3 DesignStart Eval IP and used lookup tables to simplify square and multiplication operations.
- 2. Conducted pixel thresholds tests to ensure accuracy of real-time display.