

Mega-CD
Hardware Manual

MEGA-CD HARDWARE MANUAL

THE HARDWARE

sega

SEGA ENTERPRISES, LTD.

VER. 1.0 10/14/91

sega Onisoft

CONTENTS

TERMS USED IN THIS MANUAL	1
OUTLINE OF MEGA-CD HARDWARE	4
MEGA-CD CONSTRUCTION	5
BUS CONSTRUCTION OF CD-ROM INTERIOR.....	6
MEGA-CD HARDWARE SPECIFICATIONS	12
1. MAPPING	12
1-1 MAPPING MODE	12
● 2M mode	12
● 1M/1M mode	13
1-2 SUB-CPU MAPPING	14
● \$800000-\$87FFFF : Program RAM	14
● \$800000-\$8BFFFF : WORD-RAM/Dot image	14
● \$8C0000-\$9DFFFF : WORD-RAM	14
● \$9E0000-\$FDFFFF : System reserved area	15
● \$FE0000-\$FE3FFF : Battery back-up RAM	15
● \$FE4000-\$FEFFFF : System reserved area	15
● \$FF0000-\$FF3FFF : PCM sound source address	15
● \$FF4000-\$FF7FFF : System reserved area	15
● \$FF8000-\$FF81FF : SUB-CPU registers	15
● \$FF8200-\$FFFFF : System reserved area	15
● SUB-CPU INTERRUPT TABLE	15
1-3 MAIN-CPU MAPPING	16
2. MEGA-CD REGISTER TABLE	19
● Initial values of registers after Power ON	21
3. SUB-CPU REGISTERS	22
3-1 INITIALIZATION	22
● \$FF0001 : Power	22
● \$FF0002 : Memory mode	22
● WORD-RAM switching in the 1M mode	24
● WORD-RAM switching in the 2M mode	25
3-2 CDC	26
● \$FF0004 : CDC mode/CDC register address	26
● \$FF0003 : CDC register data	27
● \$FF0000 : CDC host data(10 bits)	27
● \$FF000A : CDC DMA address	27
3-3 COMMUNICATION	28
● \$FF000C : Stop watch	28
● \$FF000E : Communication flag	28
● \$FF0010-\$FF001E : Communication command	28
● \$FF0020-\$FF002E : Communication status	29

MEGA-CD HARDWARE MANUAL

3-4 GENERAL PURPOSE TIMER	30
● \$FF8030 : Timer W/INT3	30
3-5 INTERRUPT	30
● \$FF8032 : Interrupt mask control	30
3-6 CDD	31
● \$FF3034 : CD Fader	31
● \$FF8036 : CDD Control	32
● \$FF8038-\$FF804A : Communication with the CDD	33
3-7 COLOR NUMERIC OPERATION	34
● \$FF804C : Font color	34
● \$FF804E : Font bit	34
● \$FF8050-\$FF8056 : Font data	34
3-8 ROTATION SCALING	35
● \$FF8058 : Stamp data size	35
● \$FF805A : Stamp map base address	35
● \$FF805C : Image buffer Vcell size	35
● \$FF805E : Image buffer start address	35
● \$FF8060 : Image buffer offset	35
● \$FF8062 : Image buffer Hdot size	35
● \$FF8064 : Image buffer Vdot size	36
● \$FF8066 : Trace vector base address	36
● The Value to be set to the pointer of TVBA	36
● Stamp data organization	42
● Examples of mapping in the rotation mode	43
● Special case	45
● Image buffer basic concept	52
● Image buffer conceptual figure	53
● Image buffer map	53
● Offset	54
● Priority	54
3-9 SUB-CODE	55
● \$FF8060 : Sub-code address	55
● \$FF806A-\$FF80FE : System reserved area	56
● \$FF8100-\$FF817E : Sub-code buffer area of 64 words x 16 bits	55
● \$FF8180-\$FF81FE : Image of Sub-code buffer area	55

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL


4. MAIN-CPU REGISTERS	58
4-1 INITIALIZATION	56
● \$A12000 : BUSREQ, RESET	56
● \$A12002 : Memory mode/write protect	57
● \$A12006 : H-INT vector(level 4)	57
4-2 CDC	58
● \$A12004 : CDC mode	58
● \$A12008 : CDC host data(16 bits)	58
● \$A1200A : System reserved area	59
4-3 COMMUNICATION	59
● \$A1200C : Stop watch	59
● \$A1200E : Communication flag	59
● \$A12010-\$A1201E : Communication command	60
● \$A12020-\$A1202E : Communication status	60
SUPPLEMENTS	61

APPENDIX PCM SOUND SOURCE(RF5C164)

sega

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL



TERMS USED IN THIS MANUAL

- **MD**
The abbreviated name of MEGA DRIVES.
- **MEGA-CD**
The name of a CD-ROM system exclusively used with a MEGA DRIVE.
This term can either refer to the MEGA-CD unit or the MEGA-CD system.
- **MEGA-CD unit**
This includes the CDD of the mechanical section, the SUB-CPU of the control section, etc., but excludes the MD.
- **MEGA-CD system**
The name of a system comprising the MD and CD unit combined.
- **MEGA-CD software**
CD-ROM software exclusively used by the MEGA-CD.
- **MAIN-CPU**
The 68000CPU of the MD(CPU clock: 7.67MHz).
- **SUB-CPU**
The 68000CPU of the MEGA-CD(CPU clock: 12.5MHz).
- **WORD-RAM**
A RAM block used mainly as a program area for the SUB-CPU.
- **WORD-RAM**
A RAM block used mainly for data transfer between the MAIN-CPU and SUB-CPU.
- **Address image**
An area comprising WORD-RAM data which has been formatted for use as VRAM data(Decode Format).
- **Normal format**
A term corresponding to the term, decode format.
A VRAM data format used for the MD. 1 byte holds 2 pixels.
(All 8 bits of each are used. In this system, the data in the area from \$0C0000 to \$0DFFFF on the SUB-CPU side in the WORD-RAM 1M mode are used.)
- **Decode format**
A data format comprising decoded VRAM data. 1 byte holds 1 pixel; the higher order 4 bits are unused. (In this system, the data in the area from \$0E0000 to \$0BFFFF on the SUB-CPU side in the WORD-RAM 1M mode are used.)
- **HALT**
A control signal for the 68000CPU.
When this signal is received, the 68000CPU opens the bus immediately after completing the current access(command read out, read, write, etc.). This state is called HALT.
The CPU's bus can be used externally after creating this state.
- **TOC : Table of Contents**
Retrieval data for the music or similar recorded information in the read-in area of the CD. <Refer to the format manual>

MEGA-CD HARDWARE MANUAL**• Stamp**

This term refers to the smallest unit of data which can be processed using numeric functions. A single stamp can be either 16x16 dots (128 bytes) or 32x32 dots(512 bytes) in size. It corresponds to the pattern generator data of the VDP.

• Stamp generator

A data structure which defines a stamp of 32x32 dots(or 16x16 dots).

• Stamp No.

Numbers which are assigned in order to the stored stamps beginning with 0, the first number of a stamp generator table. The stamp No. corresponds to the pattern generator numbers.

• Stamp map

A map comprising stamp numbers arranged according to the screen structure.

• Stamp generator table

The area where stamp generators are stored. It corresponds to a VDP pattern generator.

• Stamp map table

The area where stamp maps are stored.

• Stamp data

The data which constitutes a stamp map. Stamp data have stamp No./inversion/rotation information and correspond to VDP scroll data.

• Image buffer

The data area where data processed using the numeric functions are written. The data format is the same as that used by the MD VRAM.

• Trace vector

The data area where direction and increment description information are stored. It is used to transfer the stamp table data structure to an image buffer.

• Sub-code

The data containing CD time information, CD-G graphics data, etc.
<Refer to the format manual. >

• CDC : CD Data Controller

The IC that uses CD-ROM standards to correct errors in CD data sent from the CDD.

• CDD : Compact Disc Driver

The name of the mechanical section in which music and data are reproduced. The term, CD drive, means CDD.

• Emphasis

Higher sound range emphasis

• Fader

This circuit performs volume adjustment. By changing the volume setting, fade-ins and fade-outs of several ms can be accomplished. This eliminates the annoying pops which can otherwise be heard when settings are changed using software.

• D/A

This circuit converts digital data into analog data. It converts the digital information stored in the memory into analog information such as sounds or images.

MEGA-CD HARDWARE MANUAL

- **PCM sound source**
The sound source method through which sounds are recorded as digital data and, when required, converted into sounds through the D/A conversion circuit. Original sounds can be faithfully reproduced; however, it requires a large memory capacity for storage.
 - **LED : Light Emitting Diode**
The LEDs show the CD drive's state.
 - **Host data**
The name of the CD data read after error correction by the CDC.

~~REGISTER EXPLANATION~~

RES0 : Periphery reset

In the Write mode,
In the Read mode,

'B' = reset '1' is not used.
 'B' = the periphery is being reset.
 '1' = the periphery is operable.
 (100 ms after a reset, the
 periphery becomes operable
 and the hardware sets REG5 to '1'.)

- LEDR : Red LED '1'= ON '0'= OFF (ACCESS)
- LEDG : Green LED '1'= ON '0'= OFF (READY)
- VERD-3 : shows chip version

- VERB-3 : shows chip version

• Refer to the explanation of each bit.

segad

Blank Page

vissoft

MEGA-CD CONSTRUCTION

- The MEGA-CD is front loading and is attached underneath the MD.
- The front section is provided with 2 LED's(indicating working states) and a loading tray.
- The rear section has sound outputs(R & L), an input for sound mixing(the case where a mini jack is installed), and a DC jack(for the MEGA-CD).
- GAME-CD system operation specifications

• SYSTEM MODE 0

The case where neither GAME-CD nor cartridge are installed.

Even while performing its other functions, the BOOT-ROM works as a CD PLAYER. In addition, the CD-G is also supported.

• SYSTEM MODE 1

When starting this system from the cartridge. (In this case, the cartridge area is assigned to the MAIN-CPU starting from \$000000, and the BOOT-ROM starts from \$400000.)

• TYPE 1

When only starting a game from a cartridge.

• TYPE 2

The case where the cartridge(main) and a CD are shared.

- The case where map data is on a CD.
- The case where electronically published software is utilized (for example, EB format).

• SYSTEM MODE 2

When starting this system from a GAME-CD.


(In this case, the cartridge area is assigned to the MAIN-CPU area from \$400000 to \$7FFFFF, and the BOOT-ROM starts from \$800000.)

The case where a game is played only from a GAME-CD.

The case where the CD(MAIN) and a cartridge are shared.

- Back-up cartridge
- Extension RAM cartridge
- Other functions(clock, co-processor, etc.)

BUS CONSTRUCTION OF CD-ROM INTERIOR



Each memory attached to the CD-ROM has its own bus selection. When there is no competition from other devices, a device can access memory in a non-wait state.


- Example:
 - SUB-CPU → PRG-RAM
 - CD-DATA → 1MRAM0
 - REFRESH → 1MRAM0

Each memory can be accessed in a non-wait state.

Switch A By setting SBRQ=1 or SRES=0 in the MAIN side register \$A12001, switch A is set to the MAIN side.

Switch B When RET=1 within \$A12003 in the 2M mode or when RET=0 within \$A12003 in the 1M mode, switch B is set to the MAIN side.


Switch C When RET=1 within \$A12003 in the 2M mode or 1M mode, switch C is set to the MAIN side.
(For the setting of each switch, refer to SFF8002 of the SUB-CPU.)

MEGA-CD HARDWARE MANUAL**● PRG-RAM**

In the figure above, the REFRESH or DMA can access the PRG-RAM unless the SUB-CPU is accessing it.

MEGA-CD HARDWARE MANUAL


● PCM




Sega

MEGA-CD HARDWARE MANUAL

● 1M mode




'When the RET bit is changed.'



*¹ However, when the MAIN-CPU sets the DMNA bit to '1', the DMNA is set to '1'.

MEGA-CD HARDWARE MANUAL


● 2M mode



VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- Data arrangement of the RAM when the WORD-RAM mode is switched.




When the mode is switched, the organization of addresses will change as shown above.

MEGA-CD HARDWARE SPECIFICATIONS

1. MAPPING


1.1 MAPPING MODE

● 2M mode



MEGA-CD HARDWARE MANUAL

● 1M/1M mode



VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

1.2 SUB-CPU MAPPING

● \$000000~\$07FFFF : Program RAM


- SUB-CPU program
- CD TOC data
- PCM sound source data

To start this system, transfer a program from the MAIN-CPU to this 4M.

Write protection can be applied between \$0 and \$1FDFF in units of \$200 by means of the MAIN CPU register \$A12002.

● \$080000~\$0BFFFF : When in 2M mode WORD-RAM
When in 1M/1M mode DOT IMAGE

- When in 2M mode, (\$FF8002 bit2 mode=0)
Rotation reduction and coordinate conversion are performed in this RAM.
Registers from \$FF8058 to \$FF8066 are used for this.
They can be used as ordinary RAM.
- When in 1M mode, (\$FF8002 bit2 mode =1)
RAM in this mode contains VRAM images which have been converted into decode format.
Data with 2 pixels per byte is accessed as if it had 1 pixel per byte. The upper 4 bits are set to 0 in Read mode and decoded in Write mode.



1 pixel per byte. 1 pixel takes up 4 bits.

● \$0C0000~\$0DFFFF : WORD-RAM

- When in 2M mode, (\$FF8002 bit2 mode=0)
The RAM is NOT assigned here.
- When in 1M mode, (\$FF8002 bit2 mode=1)
1M of RAM is assigned here (from now on referred to as "WORD-RAM").

The WORD-RAM contains WORD-RAM 0 and WORD-RAM 1, which are exchanged with each other between the MAIN-CPU and SUB-CPU.
For details, refer to register \$FF8002.

VER 1.0 1991/10/14

MEGA CD HARDWARE MANUAL**● \$0E0000-\$FDFFFF : Reserved by the system**

Under certain conditions the IMAGE may gain access to some of these locations, but it should never modify any of them because they may be used by the system.

● \$FE0000-\$FE3FFF : Battery backup RAM

8Kbyte. The address is set only in the lower byte (odd byte numbers).

● \$FE4000-\$FEFFFF : Reserved by the system

The battery back up RAM image may be displayed, but never access it.

● \$FF0000-\$FF3FFF : PCM sound source address

The address is set only in the lower byte.

For how to use, refer to Appendix 1, PCM Sound Source Manual.

● \$FF4000-\$FF7FFF : Reserved by the system

The PCM sound source image will be displayed, but never access it.

● \$FF8000-\$FP81FF : SUB-CPU registers**● \$FF8200-\$FFFFFF : Reserved by the system****● SUB-CPU INTERRUPT TABLE**

INT-LEVEL		
LEVEL6	Sub-code	When 98 byte buffering is completed
LEVEL5	CDC	When error correction or buffering is completed
LEVEL4	CDD	When the reception of the command, Reception Status 7, is completed
LEVEL3	Timer	When the down counter is reset to 0
LEVEL2	MD	A software INT is issued on the MAIN-CPU.
LEVEL1	Graphics	This applies to 2M mode when a graphics numeric operation is completed

MEGA-CD HARDWARE MANUAL

1-3 MAIN CPU MAPPING

- \$000000~\$01FFFF : for CD-ROM boot
- \$020000~\$03FFFF : If the BREQ and/or SRES are applied to the SUB-CPU, 1M bits out of 4M bits of the PRG-RAM on the SUB-CPU side can be Read/Written by setting the BANK.
- \$040000~\$1FFFFFF : Reserved by the system
- \$200000~\$23FFFFFF : WORD-RAM

Refer to the register \$FF8002 on the SUB-CPU side also.

- When in 2M mode, (\$FF8002 bit 2 mode=0)
Use the same WORD-RAM as that of the SUB-CPU by switching the mode.
When the power is turned ON, the WORD-RAM is attached here in this mode.
- When in 1M mode, (\$FF8002 bit 2 mode=1)
Either WORD-RAM 0 or 1 is assigned to the address range \$200000 to \$21FFFF.
The bit map image data which is stored in the address range \$200000 to \$21FFFF is converted into a cell image and written into the range \$220000 to \$23FFFF. When CG data cells are arranged in a line they form a cell image. A direct DMA transfer can be done upon a cell image.

- (1) V-256 × H-512 dots and V-32-cells × H-64-cells stored in \$200000 to \$20FFFF are converted and written into \$220000 to \$22FFFF.
- (2) V-128 × H-512 dots and V-16-cells × H-64-cells stored in \$210000 to \$217FFF are converted and written into \$230000 to \$237FFF.
- (3) V-64 × H-512 dots and V-8-cells × H-64-cells stored in \$218000 to \$21BFFF are converted and written into \$238000 to \$23BFFF.
- (4) V-32 × H-512 dots and V-4-cells × H-64-cells stored in \$21C000 to \$21DFFF are converted and written into \$23C000 to \$23DFFF.
- (5) V-32 × H-512 dots and V-4-cells × H-64-cells stored in \$21E000 to \$21FFFF are converted and written into \$23E000 to \$23FFFF.

1) Dot-map address and cell map address corresponding to the dot

Dot number on the dot map	Dot map address \$200000	Cell map address \$220000	Dot number on the dot map.	Dot map address \$200000	Cell map address \$220000
0. 1 dot	\$000	\$000	512,513 dot	\$100	\$004
2. 3 dot	\$001	\$001	514,515 dot	\$101	\$005
4. 5 dot	\$002	\$002	516,517 dot	\$102	\$006
6. 7 dot	\$003	\$003	518,519 dot	\$103	\$007
8. 9 dot	\$004	\$004	520,521 dot	\$104	\$008
10. 11 dot	\$005	\$005	522,523 dot	\$105	\$009
12. 13 dot	\$006	\$006	524,525 dot	\$106	\$010


VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- The WORD-RAM 0 or 1 addresses \$200000 to \$21FFFF can contain bit images structured as follows:

Screen size H: 612 dots fixed

Four types of V-256 dots, 128 dots, 64 dots, and 32 dots, but there are two 32 dot sizes.
1 dot consists of 4 bits. (Bit 7 to bit 4 create the 0 dot, and bit 3 to bit 0 create the 1 dot.)



The range \$220000 to \$23FFFF is used for transferring a cell image as mentioned above, and the data is transferred in the same way as the cells are arranged. The cells are arranged in a line as :

0, 1, 2, 3, 4, 5, 6, 7, 512, 513,...,1624, 1625,..., 1631,...,

Then, when 138560 is reached, it continues as :

8, 9, 10, 11, 12, 13, 14, 15, 520, 523,... 527, 1032,..., and then cells become as follows.

The number of v-cells in a line is determined by a 1M address.

32 cells : \$220000~

16 cells : \$230000~

8 cells : \$238000~

4 cells : \$23C000~ and \$23E000~


VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- The dot image data in \$200000 to \$21FFFF can be converted into a cell image and written into \$220000 to \$23FFFF.

Screen size H-64 cells fixed

Four types of V-32 cells, 16 cells, 8 cells, and 4 cells, but there are two 4-cell sizes.
1 cell consists of 8 x 8 dots.



The range \$220000 to \$23FFFF is used for transferring a cell image as mentioned above, and the data is transferred in the same way as the cells are arranged. The cells are arranged in a line as :

0, 1, 2, 3, 4, 5, 6, 7, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, ...

Then, when 1008 is reached, it continues as

3, 0, 10, 11, 12, 13, 14, 15, 520, 523...527, 1032, ...,

and then cells become as follows.

The number of v-cells in a line is determined by a 1M address.

32 cells : \$220000~

16 cells : \$230000~

8 cells : \$238000~

4 cells : \$23C000~ and \$23E000~

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

2. MEGA-CD REGISTER TABLE

OFF SET	SIZE	SUB-CPU side Base address \$FF0000	MAIN CPU side Base address \$A12000
00 02	1 1	Initialization VER NO./RESET/LED Memory mode/Priority/Write protect	Initialization Reset/INT2 Memory mode/Write protect
04 06 08 0A	1 1 1 1	CDC (from INT5 LC8951) CDC mode/CDC register address CDC register data CDC host data (16 bit) CDC DMA address	CDC CDC mode CDC host data (16 bit)
0C 0E 10 ↓ 1E 20 ↓ 2E	1 1 8 8	Communication Stop watch Communication flag Communication command R/O Communication status R/W	Communication Stop watch Communication flag Communication command R/W Communication status R/O
30	1	General purpose timer TIMER (INT 3)	
32	1	Interrupt INT mask	
34 36 38 ↓ 40 42 ↓ 4A	1 1 5 5	CDD Fader CDD control CDD status (INT 4) CDD command	
4C 4E 50 51 56	1 1 4	Color arithmetic operation Font color Font bit Font data	

※Size unit : WORD

※If not otherwise mentioned, byte/word access and bit operation commands are allowed.

MEGA-CD HARDWARE MANUAL

OFF SE1	SIZE	SUB-CPU side Base address \$FF8000	MAIN-CPU side Base address \$A12000
		Rotation reduction (INT 1 for only 2M mode)	
58	1	Stamp size	
5A	1	Stamp map base address	
5C	1	Image buffer V-cell size	
5E	1	Image buffer start address	
60	1	Image buffer offset	
62	1	Image buffer Hdot size	
64	1	Image buffer Vdot size	
66	1	Trace vector base address	
		Sub code	
68	1	Sub-code address	
6A	4B	Reserved by the system	
↓ FE			
100	4B	Sub-code data(INT6)	
↓ 17E			
180	4B	Sub-code data image	
↓ 1FE			

※Size unit: WORD

MEGA-CD HARDWARE MANUAL

● Initial values of registers after Power ON. (X means unknown.)

■ SUB-CPU side

Register	Initial Value		Access	Bit operation command
FF8000	0000	However, the RES0 (bit 0) after approx.100ms automatically becomes '1'.	W/B	O
FF8002	0001		W/B	O
FF8004	0000		W/B	Only btst
FF8006	00XX		W/B	X
FF8008	XXXX		W	X
FF800A	XXXX		W	X
FF800C	-----	Counting is started at approximately the same time when the MAIN-CPU is started.	W	X
FF800E	0000		W/B	O
FF8010	0000		W/B	C
~FF802E				
FF8030	0000		W/B	O
FF8032	0000		W/B	O
FF8034	0000		W	X
FF8036	0100		W/B	X
FF8038	0000		W/D	X
~FF804A				
FF804C	0000		W/B	O
FF804E	0000		W/B	O
FF8050				
~FF8056	0000		W/B	O
FF8058	0000		W/R	O
FF805A	0000		W	X
FF805C	0000		W/B	X
FF805E	0000		W	X
FF8060	0000		W/R	O
FF8062	0000		W	X
FF8064	0000		W	X
FF8066	XXXX		W	X
FF8068	00XX		W	X
FF8100	XXXX		W/B	O
~FF81FE			W/B	O

■ MAIN-CPU side

Register	Initial value		Access	Bit operation command
A12000	0002		W/B	Only btst
A12002	0001		W/B	O
A12004	0000		W/B	O
A12006	FFFF		W	X
A12008	00XX		W	X
A1200A	-----			
A1200C	0000		W	X
A1200E	0000		W/B	O
A12010	0000		W/B	O
~A1202E				

MEGA-CD HARDWARE MANUAL

3. SUB-CPU REGISTERS**3-1. INITIALIZATION****● \$FF8000 : Reset**

MSB

F	E	D	C	B	A		7	6	5	4	3	2	1	LSB
-	-	-	-	-	-		Ver3	Ver2	Ver1	Ver0	-	-	-	
RD	0	0	0	0	0		0/1	0/1	0/1	0/1	0	0	0	
WR	0	0	0	0	0		0	0	0	0	0	0	0	

RES0 : Periphery reset In the Write mode,
In the Read mode,

'0'=reset . '1'is not used

'0'=the periphery is being reset.

'1'=the periphery is operable.

(100 ms after a reset the periphery becomes operable and RES0 becomes '1'.)

LEDR : Red LED '1'=ON '0'=OFF(ACCESS)

LEDG : Green LED '1'=ON '0'=OFF(READY)

VER0-3 : shows chip version.

Green	Red	Operation Indicators for the CPU and CDD(The BIOS is set.)
1	0	CD READY...No CD is installed, or waiting for the reading of the TOC to complete.
1	0	CD READY...A CD is installed(if the CD can be read).
1	1	CD ACCESS
0/1	0	STANDBY MODE

※ Power-on and a reset cause the hardware to set LEDG and LEDR to '0'.

※ Combinations other than the above require a special system mode.

※ 0/1 means blink.

● \$FF8002 : Memory mode

MSB

F	E	D	C	B	A	S	8	7	6	5	4	3	2	1	0	LSB
WP7	WP6	WP5	WP4	WP3	WP2	WP1	WP0	-	-	-	PM1	PM0	MODE	DMNA	NET	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0/1	0/1	0/1	0/1	0/1	
WR	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0	0/1	

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

PM0.1 : Priority mode 0.1

PM1	PM0	Operation
0	0	MODE OFF(Default)
0	1	Underwrite mode
1	0	Overwrite mode
1	1	Prohibited


When writing from the SUB-CPU into WORD-RAM In 1M mode and when writing an image twice that of the WORD-RAM, the priority determines the write mode(normal, Underwrite, Overwrite).

In the 2M mode, only the rotation function can Overwrite and Underwrite data taken from the stamp map onto the image buffer.

MODE OFF All of the data from the stamp map is written to the image buffer.

Overwrite Non zero stamp map data overwrites data in the image buffer.

Underwrite If the data stored in the image buffer is \$0, the data from the stamp map is Underwritten onto the image buffer.



MODE : RAM mode
0'=2M mode '1'=1M mode

DMNA : Declaration of Main ram No Access
mode= '0' (2M mode)

When the DMNA bit is set to '1', the 2M RAM is returned to the SUB-CPU(the RET bit performs the opposite function).

In the Read mode, a DMNA of '0' means the 2M RAM has not yet been returned to the SUB-CPU, a DMNA of '1' means the 2M RAM has been returned to the SUB-CPU.
mode= '1' (1M mode)

In the Read mode, A DMNA of '1' indicates that the MAIN-CPU has made a swap request to the SUB-CPU. Setting the RET bit also causes the DMNA bit to be set to '1'.
In the Read mode, a DMNA of '0' means the completion of swap.

RET : RET bit
mode= '0' (2M mode)

The RET bit returns the 2M RAM to the MAIN-CPU (the DMNA bit performs the opposite function).

In the Write mode, when the RET bit is set to '1', the 2M RAM is returned to MAIN-CPU.
In the Read mode, a RET of '0' means the 2M RAM has not yet been returned to the MAIN-CPU, a RET of '1' means the 2M RAM has been returned to the MAIN-CPU.

MEGA-CD HARDWARE MANUAL


modo = '1' (1M modo)

When the RET bit is set to '0', WORD-RAM 0 is returned to the MAIN-CPU and WORD-RAM 1 is returned to the SUB-CPU. When the RET bit is set to '1', WORD-RAM 0 is returned to the SUB-CPU and WORD-RAM 1 is returned to the MAIN-CPU.

- WP0-7 :** The WP bits are used to determine the PRG-RAM addresses that are protected by the MAIN-CPU. The address range \$0 to \$1FDFF of the SUB-CPU is protected in multiples of \$200 elements.
If a WP bit field is nonzero then the corresponding \$200 element range is protected.

Note: If the SUB-CPU accesses the WORD-RAM when mode is 0 and RET is 1, the CPU becomes hang up and will not operate after the access. In this case the back-up state of the SUB-CPU can not be canceled unless a forced reset is done.

● WORD-RAM switching in the 1M mode




Only the MAIN-CPU can set this bit.

The DMNA bit in the 1M mode: WORD-RAM can be written only in the MAIN-CPU. This bit is set to '1' to request switching, setting the bit to '0' has no significance. The SUB-CPU performs the switching request by setting the RET bit. After the WORD-RAM has been switched, the DMNA bit returns to '0'. In the READ mode a DMNA of '1' means switching requested, a DMNA of '0' means switching completed.

The RET bit in the 1M mode: WORD-RAM can be written only in the SUB-CPU. When the RET bit is set to '1', WORD-RAM 1 is switched to the MAIN-CPU, and WORD-RAM 0 is switched to the SUB-CPU. When the RET bit is set to '0', WORD-RAM 0 is switched to the MAIN CPU, and WORD-RAM 1 is switched to the SUB-CPU. In READ mode, the current RET bit setting can be read.

* In the initial state of the system, the MAIN-CPU is given access to WORD-RAM in the 2M mode.


VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL**● WORD-RAM switching in the 2M mode**

DMNA bit in the 2M mode : Only the MAIN-CPU can set this bit.
WORD-RAM can be written only in the MAIN-CPU.

Setting this bit to '1' attaches both WORD-RAM 0 and 1 to the SUB-CPU. In the Read mode, a DMNA bit setting of '1' indicates that the attachment of the SUB-CPU to WORD-RAM 0 and 1 is complete.

RET bit in the 2M mode : WORD-RAM can be written only in the SUB-CPU. Only the SUB-CPU can set this bit.
Setting this bit to '1' attaches both WORD-RAM 0 and 1 to the MAIN-CPU. In the Read mode, a RET bit setting of '1' indicates that the attachment of the MAIN-CPU to WORD-RAM 0 and 1 is complete.



After setting the DMNA or RET bits, verify that both the DMNA and RET bits have changed to the desired state. Then access the WORD-RAM.

MEGA-CD HARDWARE MANUAL

3-2 CDC**● \$FF8004 : CDC mode/CDC register address**

CDC Register Address (\$FF8004)													
MSB							LSB						
F	E	D	C	B	A	9	8	7	6	5	4	3	2
EDT	DSR	UBR	-	-	DD2	DD1	DD0	-	-	-	-	-	-
RD	0/1	0/1	0	0	0/1	0/1	0/1	0	0	0	0	0	0
WR	0	0	0	0	0/1	0/1	0/1	0	0	0	0	0	0

CA8-9 : CDC register address

UBR : Upper Byte Ready

This indicates that the high order data has been sent from the CDC. When the low order data is sent, the UBR is cleared.

DSR : Data Set Ready

This indicates that the CDC has sent the low order data. After using the MAIN-CPU to read the data once and after transferring the data once to the DMA, in other words after the completion of data transfer, the DSR is cleared.

DD2~0=4 (In the case of doing DMA for the PCM sound source, when the gate array receives one byte from the CDC, the DSR is set to '1'. When the gate array sends one byte of data to the PCM, the DSR bit is reset.)

(When handling words, the DSR is set to '1' after the gate array receives two bytes of data from the CDC and after the gate array sends two bytes of data to the PCM, the DSR bit is reset.)

EDT : End of Data Transfer

This indicates that all the data has been transferred from the CDC.

This is reset when the device destination is set. When the data transfer from the CDC is complete, this is set. When the data transfer from the CDC starts again, this is reset.

DD8-2 : Device Destination

This indicates how to process the data from the CDC.

			Destination	
DD2	DD1	DD0	2Mmode	1Mmode
0	0	0	Do not set	Do not set
0	0	1	Do not set	Do not set
0	1	0	MAIN-CPU READ	MAIN-CPU READ
0	1	1	SUB-CPU READ	SUB-CPU READ
1	0	0	PCM sound source DMA	PCM sound source DMA
1	0	1	PRG-RAM DMA	PRG-RAM DMA
1	1	0	Do not set	Do not set
1	1	1	SUB-CPU side 2M RAM DMA	SUB-CPU side 1M RAM DMA

* Only when attached to the SUB-CPU.

When attached to the MAIN-CPU, DMA can not be done.

Note Suspend of data transferring by resetting the CDD using the reset register in the CDC and then writing the proper values in DD2~DD1.

MEGA-CD HARDWARE MANUAL

- * For all resets except for Power-On, the DD2~DD9 hold previous values, but the circuit for transferring may sometimes be unstable. Therefore, after a reset, set the register again.
- * When data is written in DD2~DD9, the DMA circuit is reset (The DMA address is also reset).

● \$FF8006 : CDC Register data

MSB

	F	F	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
RD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
WR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register may not be accessed using commands such as BTST, BCLR, BSET, CLR, etc.
CDC-7 : CDC register

● \$FF8008 : CDC host data(16 bits)

Read Only

Word Access

MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
	HD15	HD14	HD13	HD12	HD11	HD10	HD9	HD8	HD7	HD6	HD5	HD4	HD3	HD2	HD1	HD0	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

HD00-15 : CDC read data bits 00-15

Two bytes from the CDC are accumulated in the host data register and then transferred to the MAIN-CPU or SUB-GPU. After the data in HD 00-15 has been read, the CDC transfers the next 2 bytes of data into this register.

* \$FF8006 may be read when DSR, bit 15 of \$FF8004, is 1.

● \$FF800A : CDC DMA address

Write Only

Word Access

MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
	A18	A17	A16	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	
RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

For the PCM Sound source, the limit is A12, and A13 to A18 are 0.

For WORD-RAM 0 (1M) and WORD-RAM 1 (1M), the limit is A16, and A17 and A18 are 0.
In the 2M mode, A18 is 0.

For the PRG-RAM, all can be used.

MEGA-CD HARDWARE MANUAL

3.3 COMMUNICATION

- \$FF800C : Stop watch [Word Access]

																LSB
MSB								LSB								
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
-	-	-	-	SW11	SW10	SW09	SW08	SW07	SW06	SW05	SW04	SW03	SW02	SW01	SW00	
RD	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0	0	0	0	WD											

SW00-11 : Timer data bit00-bit11

30.72 μs/count: Counting from 0 to 4095 is possible.

Set to '0' to clear the counter.

Upon overflow, the counter starts from '0' again.

WD : When writing, only write '0'. A write causes the counter to restart from 0.

- \$FF800E : Communication flag

																LSB
MSB								LSB								
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
CFM7	CFM6	CFM5	CFM4	CFM3	CFM2	CFM1	CFM0	CFS7	CFS6	CFS5	CFS4	CFS3	CFS2	CFS1	CFS0	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

CFS0-7 : Communication Flag for the SUB-CPU bit0~bit7

This is a flag for communications from the SUB-CPU to the MAIN-CPU.

CFM0-7 : Communication Flag for the MAIN-CPU bit0~bit7

This is a flag for communication from the MAIN-CPU to the SUB CPU.

When both the MAIN-CPU and SUB-CPU simultaneously Read and Write using the Communication flags, the write will execute normally, but the data resulting from the Read may sometimes include former data. For transferring byte data or word data, therefore, do not simultaneously Read and Write using the Flags. When only 1 bit for a bit test is of interest, the above problem will not occur.

The MAIN-CPU and SUB-CPU registers share data in common. Values written on lower bytes of the SUB-CPU appear on lower bytes of the MAIN-CPU.

MAIN-CPU \$A100E



SUB-CPU \$FF800E



MEGA-CD HARDWARE MANUAL

- \$FF8010-\$FF801E : Communication command 8 words **Read Only**

MSB	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
Communication command 0																	
Communication command 1																	
Communication command 2																	
Communication command 3																	
Communication command 4																	
Communication command 6																	
Communication command 6																	
Communication command 7																	

- \$FF8020-\$FF802E : Communication status 8 words **Read/Write**

MSB	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
Communication status 0																	
Communication status 1																	
Communication status 2																	
Communication status 3																	
Communication status 4																	
Communication status 5																	
Communication status 6																	
Communication status 7																	

MEGA-CD HARDWARE MANUAL

3.4 GENERAL PURPOSE TIMER**● \$FF8030 : Timer W/INT3**

MSB															LSB		
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	TD9	
-	-	-	-	-	-	-	-	-	TD7	TD6	TD5	TD4	TD3	TD2	TD1	TD9	
RD	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

TD0-7 : Timer data bit0-bit7

90.72μs/count : Count down from n to 0 is started when 'n' is written. (0<n≤255)

When the counter counts to '0', INT LEVEL 3 will be generated.

If '0' is set, INT3 will not be generated.

In the read mode, set values can be reread. (This does not include the count value.)

The reset value is '0'.

The interrupt interval will be (n+1) x 90.72 μs. (However, 0<n≤255)

3.5 INTERRUPT**● \$FF8032 : Interrupt mask control**

MSB															LSD			
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	IEN3	IEN1	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
RD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0	
WR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0	

IEN1~6 : Interrupt enable level 1~6

Each interrupt can be Enabled or Disabled.

'0'=Disable '1'=Enable : The Read mask is usable.

INT-LEVEL	Sub-code	
LEVEL 6	Sub-code	When 96 byte buffering is completed
LEVEL 5	CBC	When errors are corrected or buffering is completed
LEVEL 4	CDD	When the reception of receiving status 7 is completed
LEVEL 3	Timer	When the timer counts to '0' from n
LEVEL 2	MD	Software INT is issued by the MAIN-CPU
LEVEL 1	Graphics	In the 2M mode and when a graphics numeric operation completes

※ For proper synchronization LEVEL 2 should be issued from V-INT.

MEGA-CD HARDWARE MANUAL

2.6 CDD**● \$FF8034 : CD fader Word Access**

* Direct access to this register using application software is prohibited. *

MSB

	FD00	FD01	FD02	FD03	FD04	FD05	FD06	FD07	FD08	FD09	FD10	FD11	FD12	FD13	FD14	FD15	DEF 1	DEF 2	LSB
RD	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	-	0
WR	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0000000000000000	0	0

FD00-10 : Fade volume data bit84-bit14

The sound volume is adjusted using decay depth. The time taken to go from the present sound volume to the assigned sound volume (the adjustment time) is determined by the following equation.

Adjustment time = $22 \mu s \times \text{adjusted depth}$

The decay depth is minimum when FD00-10 are %100000000000 and is maximum when they are %000000000000.

When FD00-FD09 are %000000000100 or more, the decay value can be determined by the following expression. In this case FD01-FD09 are not used arithmetically.

$$-20 \log ((FD00 \text{ FD}08 \dots FD03 \text{ FD}02)/256)$$

EFDT :

End of Fader Data Transfer

This indicates whether the FD00-FD10 data are still in the process of being sent to the Fader.

'1'=Busy; means that the FD00-FD10 data is being transferred.

'0'=Ready; means that the data can be set.

DEF 1,0 : De-Emphasis Flag

DEF 1	DEF 0	Operation
0	0	OFF
0	1	Fs=44.1KHz
1	0	Fs=32KHz
1	1	Fs=48KHz

Usually OFF

The emphasis which is required by old style classical music CDs is adjusted by DEF.

%100 0000 0000	0
011 1111 1111	
011 1111 1110	
011 1111 1101	
011 1111 1100	
011 1111 1011	
011 1111 1010	
⋮	
000 0000 0101	
000 0000 0100	
000 0000 0011	
000 0000 0010	
000 0000 0001	
000 0000 0000	-96
	0

MEGA-CD HARDWARE MANUAL**● \$FF9036 : CDD control**

~~※ Direct access to this register using application software is prohibited. ※~~

MSB									LSB						
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
RD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
WR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

WB: In the Write mode, only write '0'

baat and baar can not be used.

DTS : Data Transmission Status

'1' means that data is being transferred from the communication buffer to the CDD. (When a communication error occurs, current communication is aborted within 240 μs.)

Setting DTS to '0' also aborts the communication.

DRS : Data Receiving Status

'1' means that data is being transferred from the CDD to the communication buffer. (When a communication error occurs, current communication is aborted within 240 μs.)

Setting DRS to '0' also aborts the communication.

HOCK : Host Clock

After the Power is ON, initial value is set to '0'. Changing '0' to '1' starts communication to the CDD.

D/M : Data/Music

D/M indicates whether the current data from the CDD is ROM data or music data.

'1'=ROM data (including STOP and PAUSE.)


'0'=Music data

MEGA-CD HARDWARE MANUAL

- **SFF8038-SFF804A : Communication with the CDD**
※ Direct access to this register using application software is prohibited. ※

When the reception of Receiving Status 7 is complete, INT4 will be generated.

When the SUB-CPU writes Transmission Command, communication with the CDD is started.



MEGA-CD HARDWARE MANUAL

3-7 COLOR NUMERIC OPERATION**● SFF804C : Font color**

MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
-	-	-	-	-	-	-	-	-	SC13	SC12	SC11	SC10	SC03	SC02	SC01	SC00	
RD	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

SC00~03 : Source Color Data 00~03

These are color codes which are allocated where '0' is set as font bit data.

SC10~13 : Source Color Data 10~13

These are color codes which are allocated wherever font bit data is set to '1'.

● SFF804E : Font bit

MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
-	SBF	SBE	SBD	SBC	SBG	SBA	SB9	SB8	SB7	SB6	SB5	SB4	SB3	SB2	SB1	SB0	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

SFB0~F : Source Font Bit 0~F

These registers contain bit pattern data such as Chinese letter font data. This data is converted to the MD VRAM data format using the specified font color data. The converted data is included in the next font data.

● SFF8050~SFF8056 : Font data

Read Only

MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
+0	FDF3	FDF2	FDF1	FDF0	FDE3	FDE2	FDE1	FDE0	FDD3	FDD2	FDD1	FDD0	FDC3	FDC2	FDC1	FDC0	
+2	FD83	FD82	FD81	FD80													
+4	FD73	FD72	FD71	FD70	FD63	FD62	FD61	FD60	FD63	FD62	FD61	FD60	FD63	FD62	FD61	FD60	
+6	FD60	FD61	FD62	FD63	FD53	FD52	FD51	FD50	FD13	FD12	FD11	FD10	FD13	FD12	FD11	FD10	

↑ OFF SET

■ Example: When SC15~SC13=1 and SC00~SC03=1, If SB0=0, Then FD00~FD03=1,
If SB0=1, Then FD00~FD03=Fcorrespondence between bit pattern data and font data: SB0 → FD00~FD03
SB1 → FD10~FD13

SBF → FDF0~FDF3

MEGA-CD HARDWARE MANUAL

3.8 ROTATION SCALING

- \$FF8058 : Stamp data size

MSB

F	E	C	D	B	A	9	8	7	6	5	4	3	2	1	0	LSB
GRON	-	-	-	-	-	-	-	-	-	-	-	-	SMS	STS	RPT	
RD	0/1	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	
WR	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	

STS : Stamp size

This assigns the size of a stamp within a Stamp map.
 '0'=16x16 dot
 '1'=32x32 dot

GRON: Indicates that a graphics operation is in process.

0 : Operation is completed.

1 : Operation is in process.

SMS : Stamp map size

'0'=1x1 screen(256x256 dots)
 '1'=16x16 screen(4096x4096 dots)

RPT : Repeat

'1'= Stamp map size. The map is repeated.
 '0'= When the Stamp map size is exceeded, the data is lost in wrap-around.

- SFF805A : Stamp map base address

Word Access

■ When SMS=0, and STS=0, (1x1 screen, 16x16 dots)

MSB

F	E	C	D	B	A	0	9	8	7	6	5	4	3	2	1	0	LSB
A17	A16	A15	A14	A13	A12	A11	A10	A99	-	-	-	-	-	-	-	-	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0	0	0	0	0	
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0	0	0	0	0	

■ When SMS=1, and STS=1, (1x1 screen, 32x32 dots)

MSB

F	E	C	D	B	A	9	8	7	6	5	4	3	2	1	0	LSB
A17	A16	A15	A14	A13	A12	A11	A10	A99	A88	A67	-	-	-	-	-	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0	0	
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0	0	

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- When SMS=1, and STS=0 (16x16 screen, 32x32 dots), only A17 can be used.
When using A17, set A17='1'.

- When SMS=1, and STS=1 (16x16 screen, 16x16 dots)
MSB

	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
	A17	A16	A15	-	-	-	-	-	-	-	-	-	-	-	-	-	
RD	0/1	0/1	0/1	0	0	0	0	0	0	0	0	0	0	0	0	0	
WR	0/1	0/1	0/1	0	0	0	0	0	0	0	0	0	0	0	0	0	

This address determines where the map is allocated in the 2Mbit when the WORD-RAM is in the 2M ROTATION mode.

Stamp data is as follows.

F	E	C	D	B	A	9	8	7	6	5	4	3	2	1	0
HFLP	RT1	RT0	0	0	SNOA	SNO9	SNO8	SNO7	SNO6	SNO5	SNO4	SNO3	SNO2	SNO1	SNO0

HFLP : Crosswise reversion

SNO0-A: Stamp No. When the stamp is 32x32 dots, set SNO0 and SNO1 to '0'.

RT1	RT0	
0	0	: 0°
0	1	: 90°
1	0	: 180°
1	1	: 270°

The beginning address of the Stamp generator is the start of the 2M RAM (for the SUB-CPU, this is \$080000). Stamp generators and sprites are organized in the same way.

In the case of 16x16 dots, the arrangement of Addresses is as follows.

\$00	\$01	\$02	\$03	\$40	\$41	\$42	\$43
\$04	\$05	\$06	\$07	\$44	\$45	\$46	\$47
\$08	\$09	\$0A	\$0B	\$48	\$49	\$4A	\$4B
\$0C	\$0D	\$0E	\$0F	\$4C	\$4D	\$4E	\$4F
\$10	\$11	\$12	\$13	\$50	\$51	\$52	\$53
\$14	\$15	\$16	\$17	\$54	\$55	\$56	\$57
\$18	\$19	\$1A	\$1B	\$58	\$59	\$5A	\$5B
\$1C	\$1D	\$1E	\$1F	\$5C	\$5D	\$5E	\$5F
\$20	\$21	\$22	\$23	\$60	\$61	\$62	\$63
\$24	\$25	\$26	\$27	\$64	\$65	\$66	\$67
\$28	\$29	\$2A	\$2B	\$68	\$69	\$6A	\$6B
\$2C	\$2D	\$2E	\$2F	\$6C	\$6D	\$6E	\$6F
\$28	\$31	\$32	\$33	\$70	\$71	\$72	\$73
\$34	\$35	\$36	\$37	\$74	\$75	\$76	\$77
\$38	\$39	\$3A	\$3B	\$78	\$79	\$7A	\$7B
\$3C	\$3D	\$3E	\$3F	\$7C	\$7D	\$7E	\$7F

- 1 dot for D7~D4, 1 dot for D3~D0
- D7~D4 of \$00 represents the leftmost dot of the top line.
- D3~D0 of \$1F represents the rightmost dot of the bottom line.

← 1 cell

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

In the case of 32x32 dots, the arrangement of addresses is as follows.

\$000	\$001	\$002	\$003	\$000	\$001	\$002	\$003	\$100	\$101	\$102	\$103	\$100	\$101	\$102	\$103	
\$004	\$005	\$006	\$007	\$004	\$005	\$006	\$007	\$104	\$105	\$106	\$107	\$104	\$105	\$106	\$107	
\$008	\$009	\$00A	\$00B	\$008	\$009	\$00A	\$00B	\$108	\$109	\$10A	\$10B	\$108	\$109	\$10A	\$10B	
\$00C	\$00D	\$00E	\$00F	\$00C	\$00D	\$00E	\$00F	\$10C	\$10D	\$10E	\$10F	\$10C	\$10D	\$10E	\$10F	
\$010	\$011	\$012	\$013	\$009	\$010	\$011	\$012	\$003	\$110	\$111	\$112	\$113	\$109	\$110	\$111	\$112
\$014	\$015	\$016	\$017	\$004	\$005	\$006	\$007	\$114	\$115	\$116	\$117	\$104	\$105	\$106	\$107	
\$018	\$019	\$01A	\$01B	\$008	\$009	\$00A	\$00B	\$118	\$119	\$11A	\$11B	\$108	\$109	\$10A	\$10B	
\$01C	\$01D	\$01E	\$01F	\$000	\$001	\$002	\$00F	\$110	\$111	\$11D	\$11E	\$10C	\$10D	\$10E	\$10F	
\$020	\$021	\$022	\$023	\$008	\$00A	\$001	\$003	\$120	\$121	\$122	\$123	\$1A0	\$1A1	\$1A2	\$1A3	
\$024	\$025	\$026	\$027	\$004	\$005	\$006	\$007	\$124	\$125	\$126	\$127	\$1A4	\$1A5	\$1A6	\$1A7	
\$028	\$029	\$02A	\$02B	\$008	\$009	\$00A	\$00B	\$128	\$129	\$12A	\$12B	\$1AB	\$1A9	\$1AA	\$1AR	
\$02C	\$02D	\$02E	\$02F	\$00C	\$00D	\$00E	\$00F	\$12C	\$12D	\$12E	\$12F	\$1AC	\$1AD	\$1AE	\$1AF	
\$030	\$031	\$032	\$033	\$000	\$001	\$002	\$003	\$130	\$131	\$132	\$133	\$1B0	\$1B1	\$1B2	\$1B3	
\$034	\$035	\$036	\$037	\$004	\$005	\$006	\$007	\$134	\$135	\$136	\$137	\$1B4	\$1B5	\$1B6	\$1B7	
\$038	\$039	\$03A	\$03B	\$008	\$009	\$00A	\$00B	\$138	\$139	\$13A	\$13B	\$1B8	\$1B9	\$1BA	\$1BB	
\$03C	\$03D	\$03E	\$03F	\$00C	\$00D	\$00F	\$00F	\$13C	\$13D	\$13E	\$13F	\$1BC	\$1BD	\$1BE	\$1BF	
\$048	\$041	\$042	\$043	\$0C9	\$0C1	\$0C2	\$0C3	\$140	\$141	\$142	\$143	\$106	\$107	\$108	\$109	
\$044	\$045	\$046	\$047	\$0C4	\$0C5	\$0C6	\$0C7	\$144	\$145	\$146	\$147	\$1C4	\$1C5	\$1C6	\$1C7	
\$048	\$049	\$04A	\$04B	\$0C8	\$0C9	\$0CA	\$0CE	\$148	\$149	\$14A	\$14B	\$1CB	\$1C9	\$1CA	\$1CB	
\$04C	\$04D	\$04E	\$04F	\$0CC	\$0CD	\$0CF	\$0CF	\$14C	\$14D	\$14E	\$14F	\$1CC	\$1CD	\$1CE	\$1CF	
\$058	\$051	\$052	\$053	\$0D8	\$0D1	\$0D2	\$0D3	\$158	\$151	\$152	\$153	\$1DB	\$1D1	\$1D2	\$1D3	
\$054	\$055	\$056	\$057	\$0D4	\$0D5	\$0D6	\$0D7	\$154	\$155	\$156	\$157	\$1D4	\$1D5	\$1D6	\$1D7	
\$058	\$059	\$05A	\$05B	\$0D8	\$0D9	\$0DA	\$0DE	\$158	\$159	\$15A	\$15B	\$1D8	\$1D9	\$1DA	\$1DB	
\$05C	\$05D	\$05E	\$05F	\$0DC	\$0DD	\$0DE	\$0DF	\$15C	\$15D	\$15E	\$15F	\$1DC	\$1DD	\$1DE	\$1DF	
\$068	\$061	\$062	\$063	\$0E0	\$0E1	\$0E2	\$0E3	\$168	\$161	\$162	\$163	\$1E0	\$1E1	\$1E2	\$1E3	
\$064	\$065	\$066	\$067	\$0E4	\$0E5	\$0E6	\$0E7	\$164	\$165	\$166	\$167	\$1E4	\$1E5	\$1E6	\$1E7	
\$068	\$069	\$06A	\$06B	\$0E8	\$0E9	\$0EA	\$0EB	\$168	\$169	\$16A	\$16B	\$1E8	\$1E9	\$1EA	\$1EB	
\$06C	\$06D	\$06E	\$06F	\$0EC	\$0ED	\$0EE	\$0EF	\$16C	\$16D	\$16E	\$16F	\$1EC	\$1ED	\$1EE	\$1EF	
\$078	\$071	\$072	\$073	\$0F0	\$0F1	\$0F2	\$0F3	\$178	\$171	\$172	\$173	\$1F0	\$1F1	\$1F2	\$1F3	
\$074	\$075	\$076	\$077	\$0F4	\$0F5	\$0F6	\$0F7	\$174	\$175	\$176	\$177	\$1F4	\$1F5	\$1F6	\$1F7	
\$078	\$079	\$07A	\$07B	\$0F8	\$0F9	\$0FA	\$0FB	\$178	\$179	\$17A	\$17B	\$1F8	\$1F9	\$1FA	\$1FB	
\$07C	\$07D	\$07E	\$07F	\$0FC	\$0FD	\$0FE	\$0FF	\$17C	\$17D	\$17E	\$17F	\$1FC	\$1FD	\$1FF	\$1FF	

1 dot in D7~D4, 1 dot in D3~D0

D7~D4 of \$000 represents the leftmost dot of the top line.

D0~D6 of \$1FF represents the rightmost dot of the bottom line.

This section corresponds to 1 cell of the MD.

The arrangement of cells is the same as the MD Sprite.

MEGA-CD HARDWARE MANUAL

● \$FF805C : Image buffer V cell size(0-31 cells)

	MSB															LSB
	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	-	VCS4	VCS3	VCS2	VCS1	VCS0
RD	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1
WR	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1

VCS0-4 : This determines the number of image buffer vertical cells.

When setting, set the value to (actual value-1).

● \$FF805E : Image buffer start address Word Access

	MSB															LSB
	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
	A17	A16	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	A05	-	-	-
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0

● \$FF8060 : Image buffer offset

	MSB															LSB
	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	-	-	-	LN2	LN1	LN0	dot2	dot1	dot0
RD	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1
WR	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1

LN0-2 : These indicate line numbers in the first cell written into the image buffer.

dot 0-2 : These indicate dot number in the lines indicated by LN0-2.

● \$FF8062 : Image buffer H dot size(horizontal dot size to be rewritten in the buffer)

	MSB															LSB
	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	-	HWB8	HWB7	HWB6	HWB5	HWB4	HWB3	HWB2	HWB1	HWB0
RD	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
WR	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1

HWB0-8 : These indicate the number of horizontal dots to write. The location for writing is determined by the image buffer start address and the image buffer offset.

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- \$FFB064 : Image buffer Vdot size(vertical dot size to be rewritten in the buffer)

Word Access

MSB																LSB															
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	VW07	VW08	VW05	VW04	VW03	VW02	VW01	VW00								
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	RD	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
WR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

The Vdot size register can be read before graphics and numeric operations, but is decremented during graphics and numeric operations. When these operation are complete, the Vdot size value becomes 0. Therefore, for graphics and numeric operations, resetting this value is essential.

VW00~08 : This indicates the number of vertical dots to write.

The location for writing is determined by the image buffer start address and the image buffer offset.

- \$FFB066 : Trace vector base address(TVBA) (X start, Y start, Δx , Δy , Table base address)

Write Only Word Access

MSB																LSB															
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	A17	A16	A15	A14	A13	A12	A11	A10	A09	A08	A07	A06	A05	A04	A03	A02
RD	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	-	-	-	-	-	-	-	-	-	-	-	-	-	-		

Coordinate conversion(graphics and numeric operations) are begun when this location is set. When these operations complete, a LEVEL1 interrupt will be generated.

Start position, Δx , Δy → Stamp map → Stamp generator → Image buffer table

- The value to be set to the pointer of TVBA


MSB																LSB																	
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	X0	PX1	PX2	PX3		
Xst	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	X0	PX1	PX2	PX3	Y12	Y11	Y10	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	PY1	PY2	PY3	
Yst	Y12	Y11	Y10	Y9	Y8	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	PY1	PY2	PY3	Δx	Δx_2	Δx_1	Δx_0	Δpx_1	Δpx_2	Δpx_3	Δpx_4	Δpx_5	Δpx_6	Δpx_7	Δpx_8	Δpx_9	Δpx_{10}	Δpx_{11}	Δpx_{12}	Δpx_{13}
Δx	Δx_2	Δx_1	Δx_0	Δpx_1	Δpx_2	Δpx_3	Δpx_4	Δpx_5	Δpx_6	Δpx_7	Δpx_8	Δpx_9	Δpx_{10}	Δpx_{11}	Δpx_{12}	Δy_2	Δy_1	Δy_0	Δpy_1	Δpy_2	Δpy_3	Δpy_4	Δpy_5	Δpy_6	Δpy_7	Δpy_8	Δpy_9	Δpy_{10}	Δpy_{11}	Δpy_{12}	Δpy_{13}		
Δy	Δy_2	Δy_1	Δy_0	Δpy_1	Δpy_2	Δpy_3	Δpy_4	Δpy_5	Δpy_6	Δpy_7	Δpy_8	Δpy_9	Δpy_{10}	Δpy_{11}	Δpy_{12}	Δpy_{13}	→ Data for 1 line																

MEGA-CD HARDWARE MANUAL

$\Sigma \Sigma \Sigma$
23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Two compensatory methods are used to compute ΔY and ΔX .

MEGA-CD HARDWARE MANUAL



MEGA CD HARDWARE MANUAL**● Stamp data organization**


When a 16x16 dot size is stamped

H	RT	Stamp No.														
F		SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO
L	1.	0	0	0	A	9	8	7	6	5	4	3	2	1	0	
P																


When a 32x32 dot size is stamped

H	RT	Stamp No.															
F		SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO	SNO
L	1.	0	0	0	A	9	8	7	6	5	4	3	2	1	0		
P																	

H FLIP




HFLP=0




HFLP=1

ROTATE




RTB=0, RT1=0



RTB=0, RT1=1




RTB=1, RT1=0




RTB=1, RT1=1


H FLIP & ROTATE
(FLIP=1)




HIB=0, HII=0



RTB=0, RT1=1



RTB=1, RT1=0



RTB=1, RT1=1

• Stamp No.

- For a 16x16 dot size... up to 2048 of stamp No. can be assigned SNO A-0.
- For a 32x32 dot size... up to 512 of stamp No. can be assigned by SNO A-2.

MEGA-CD HARDWARE MANUAL**● Examples of mapping in the rotation mode**

16x16 dot stamp
16x16 screen mode
Image buffer(for 6x30 cell)
Trace vector table(for 6x6 line)


32x32 dot stamp
16x16 screen mode
Image buffer(for 6x38 cell)
Trace vector table(for 6x8 line)

■ When the SUB-CPU is operating

\$880000	Stamp No. (Stamp generator data) No. S-057	122496 byte
\$89DE80	Trace vector	384byte
\$89E000	Image buffer	8Kbyte
\$8A0000	Stamp map table 16 x 16 screen	128Kbyte
\$8BFFFF		

■ When the SUB-CPU is operating

\$880000	Stamp No. (Stamp generator data) No. S-430	220796 byte
\$8B5EB0	Trace vector	384Kbyte
\$8B6000	Image buffer	8Kbyte
\$8B6000	Stamp map table 16 x 16 screen	128Kbyte
\$8BFFFFFF		

MEGA-CD HARDWARE MANUAL**■ When the SUB-CPU is operating**

Stamp No.0 on the Stamp map indicates the character ALL.


Sega

Blank Page

Misoff

MEGA-CD HARDWARE MANUAL

16x16 dot
1x1 screen mode
image buffer(for 32x28 cell)





For 224 lines(8x224 bytes)
For 32x28 cell(32x28x520bytes)

When 0, the Stamp map No. signifies that there is no character (0FILL is used in this case).

MEGA-CD HARDWARE MANUAL

32x32 dot
16x16 screen mode
Image buffer(for 32x28 cell)

■ When the SUB-CPU is operating**■ When the SUB-CPU is operating**

MEGA-CD HARDWARE MANUAL

- The location of a Stamp map base address when a 16x16 screen, 16x16 dot size stamped.

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

- The Stamp map base address when a 16x16 screen, 32x32 dot size is stamped.

<u>Base address</u>	000	002	004	006	008	0F8	0FA	0FC	0FE
	100	102	104				1FA	1FC	1FE
	200	202	204				2FA	2FC	2FE
	300	302	304				3FA	3FC	3FE
	400	402	404				4FE	4FE	
	500	502						5FE	
	600	602						6FE	
	700								
	800								
	900								
	A00								
	B00								
	C00								
	D00								
	E00								
	F00								
	1000								
	7100								
	7200								
	7300								
	7400								
	7500								
	7600								
	7700								
	7800								
	7900								
	7A00								
	7B00								
	7C00								
	7D00								
	7E00								
	7F00	7FB2	7FB4	7FB6	7FB8	7FF8	7FFA	7FFC	7FFE

- Stamp map base address

\$080000
\$080100
\$080200
\$080300
\$080400
\$080500
\$080600
\$080700

The Stamp map can use the 8 banks on the left. However, in practice, some space should be left free for defining stamp data.

MEGA-CD HARDWARE MANUAL

- The Stamp map base address when a 1x1 screen, 16x16 dot size is stamped.

Base address

0000	0002	0004	0006	0008	000A	000C	000E	0010	0012	0014	0016	0018	001A	001C	001E	
0020	0022	0024	0026											003A	003C	003E
0040														005C	005E	
0060																
0080																
00A0																
00C0																
00E0																
0100																
0120																
0140																
0160																
0180	0182														019E	
01A0	01A2														01BE	
01C0	01C2	01C4													01DC	01DE
01E0	01E2	01E4	01E6	01E8	01EA	01EC	01EE	01F0	01F2	01F4	01F6	01F8	01FA	01FC	01FE	

• Stamp map base address

\$000000
\$000200
\$000400
\$000600
\$000800
...
\$0BFC00
\$0BFEO0

can define up to 512 banks of \$200 units each.

MEGA-CD HARDWARE MANUAL

- The Stamp map base address when a 1x1 screen, 32x32 dot size is stamped.

0000	0002	0004	0006	0008	000A	000C	000E
0010	0012	0014	0016	0018	001A	001C	001E
0020	0022	0024	0026	0028	002A	002C	002E
0030							003E
0040							004E
0050							005E
0060							006E
0070	0072	0074	0076	0078	007A	007C	007E

- Stamp map base address



\$080000
 \$080005
 \$080100
 \$080105
 \$080200 }
 |
 \$0BFF00
 \$0BFF05


can use up to 2048 banks of \$80 units each.

segag


MEGA-CD HARDWARE MANUAL

● Image buffer basic concept



MEGA-CD HARDWARE MANUAL**● Image buffer conceptual figure**

Buffer size is determined by Vcell size and Hdot size, but the size of the actual data area used in practice is determined by Vdot size and Hdot size.

● Image buffer map

Data is generated line by line as shown in the figure above. For example, first, the first line of cell No.1. Second, the first line of cell No.. 8. Third, ... Graphics operations complete when the data generation of the eighth line of cell No. 39 is complete.



■ Graphics operation time(1 clock = 8ms)

- The minimum clock number needed to complete a graphics operation
= $Vdot\ size \times 2[3.and.offset]-9[2.SH.R.(H\ dot+offset-1)]$
- SUB-CPU access clock number = access times to the 2M RAMx3 (In the case where the SUB-CPU accesses the 2M RAM during graphics work)
- DMA clock number = access times to the 2M RAMx3 (In the case where the DMA accesses the 2M RAM during graphics work)
- Refresh clock number = $3[INT(\text{minimum clock number to complete graphics operation}+\text{SUB-CPU access clock number}+\text{DMA clock number}/192)]$
- Maximum clock number needed to complete graphics operation
= minimum clock number to complete operations+SUB-CPU access clock number+DMA clock number+refresh clock number

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

● Offset



When the line and dot in Fig.1 are shifted by 1 dot, the previous data in the parts indicated by is kept unchanged regardless of the priority. The parts indicated by are formed from the data pushed out by adjacent cells. Fig.2 indicates the case in which cell size is 1 cell. In changing offset, therefore, Vcell size must be set larger than the actual cell size. (If Hdot size is 8 or less, however, there is no problem.)

● Priority

- When the WORD-RAM is in the 2M mode, priority is applied to the data written to the image buffer by graphics operations. Therefore, when the CPU writes in the WORD-RAM, the WORD-RAM works as ordinary RAM.
- When the WORD-RAM is in the 1M mode, priority is applied to the data written to a dot image area.


(In the 1M mode)

In the following example, \$0C0000 contains the original data '9A', and \$0E0000 contains the write data. The contents of \$0C0000 will appear as follows after the write:

(Write Data) \$0E0000	(Normal) 57 BA	(Overwrite) 57 BA	(Underwrite) 5A BA

In the Overwrite mode, only the '9' portion of the new data is not overwritten onto the corresponding portion of the previous data. In the Underwrite mode, new data is written only to the '9' portion of the previous data.

(In the 2M mode)



VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

~~3-9~~ SUB-CODE

Sub-codes are generally controlled by BIOS and can not be accessed.


● SFF8068 : Sub-code address

STA1~6 Sub-code top address

SAOR Sub-code address overrun

Set to '1' when writing in 32 bytes

This is cleared by SYNC.



● SFF806A~SFF80FE : Reserved by the system

- **SFF8100~SFF817E** : Sub-code buffer area of 64 words x 16 bits

• \$FF8180-\$FF81FE = Image of Sub-code buffer area

MEGA-CD HARDWARE MANUAL

4 MAIN-CPU SIDE REGISTERS**4-1 INITIALIZATION****● \$A12000 : BUSREQ, RESET**

MSB

F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	SB
IEN2	-	-	-	-	-	-	IFL2	-	-	-	-	-	-	-	-	SUB-RESET
RD	0/1	0	0	0	0	0	0/1	0	0	0	0	0	0	0	0	RD
WR	0	0	0	0	0	0	0	0/1	0	0	0	0	0	0	0	WR

SRES : SUB-CPU RESET

* boot and boot can not be used.

In the Write mode, '0'=RESET / '1'=RUN

In the Read mode, '0'=reset in process / '1'=RESET finished

SBRQ : SUB-CPU BUS request

In the Write mode, '0'=cancel BUS request / '1'=BUS request

In the Read mode, '0'=SUB-CPU is operating / '1'=BUS request; satisfied

IFL2 : This gives the SUB-CPU INTERRUPT LEVEL2.

In the Write mode, '0' is not used / '1'=INT Level 2 is generated (When IEN2=1)

In the Read mode, '0'= In the process of doing a LEVEL2 interrupt / '1'=Level 2 is not treated yet.

IEN2 : The mask state of INT LEVEL2 on the SUB-CPU side

'0': Mask, '1': Enable

● Timing for Initializing the interior of the Gate Array<Forced Reset>

When the MAIN-CPU executes a specific command pattern, the interior of the Gate Array is initialized.

- Execution command

```
MOVE.W #$FFD8, $A12002
MOVE.B #$03, $A12001
MOVE.B #$02, $A12001
MOVE.B #$00, $A12001
```

*Attention must be paid to address and size.

NOTE

Remember that <Forced Reset> is not executed by command patterns other than those mentioned above.

*System areas which can not be initialized All the registers belonging to the MAIN-CPU.

• Registers of MAIN-CPU

\$A12000-XX00 The setting is completed by the BUSREQ and RESET, H-INT commands.

\$A12002-FF00 The setting is completed by the STATUS REGISTER command.

\$A12004 (H-INT)

\$A12006 (STATUS REGISTER)

? \$A1200E (COMMUNICATION STATUS)

VER 1.0 1991/10/14

MEGA-CD HARDWARE MANUAL

* Initialized areas (All the functions other than the MAIN-CPU registers are reset.)

Registers and functions connected to the SUB-CPU

Refresh/Timer/Stop watch/DMA/Rotations/Interrupt/CDD communication/Sub-code reception/Fader, etc.

● \$A12002 : Memory mode/Write protect

MSB

	WP0	WP1	WP2	WP3	WP4	WP5	WP6	WP7	WP8	WP9	WP10	WP11	WP12	WP13	WP14	WP15	WP16	WP17	WP18	WP19	WP20	WP21	WP22	WP23	WP24	WP25	WP26	WP27	WP28	WP29	WP30	WP31	WP32	WP33	WP34	WP35	WP36	WP37	WP38	WP39	WP40	WP41	WP42	WP43	WP44	WP45	WP46	WP47	WP48	WP49	WP50	WP51	WP52	WP53	WP54	WP55	WP56	WP57	WP58	WP59	WP60	WP61	WP62	WP63	WP64	WP65	WP66	WP67	WP68	WP69	WP70	WP71	WP72	WP73	WP74	WP75	WP76	WP77	WP78	WP79	WP80	WP81	WP82	WP83	WP84	WP85	WP86	WP87	WP88	WP89	WP90	WP91	WP92	WP93	WP94	WP95	WP96	WP97	WP98	WP99	WP100	WP101	WP102	WP103	WP104	WP105	WP106	WP107	WP108	WP109	WP110	WP111	WP112	WP113	WP114	WP115	WP116	WP117	WP118	WP119	WP120	WP121	WP122	WP123	WP124	WP125	WP126	WP127	WP128	WP129	WP130	WP131	WP132	WP133	WP134	WP135	WP136	WP137	WP138	WP139	WP140	WP141	WP142	WP143	WP144	WP145	WP146	WP147	WP148	WP149	WP150	WP151	WP152	WP153	WP154	WP155	WP156	WP157	WP158	WP159	WP160	WP161	WP162	WP163	WP164	WP165	WP166	WP167	WP168	WP169	WP170	WP171	WP172	WP173	WP174	WP175	WP176	WP177	WP178	WP179	WP180	WP181	WP182	WP183	WP184	WP185	WP186	WP187	WP188	WP189	WP190	WP191	WP192	WP193	WP194	WP195	WP196	WP197	WP198	WP199	WP200	WP201	WP202	WP203	WP204	WP205	WP206	WP207	WP208	WP209	WP210	WP211	WP212	WP213	WP214	WP215	WP216	WP217	WP218	WP219	WP220	WP221	WP222	WP223	WP224	WP225	WP226	WP227	WP228	WP229	WP230	WP231	WP232	WP233	WP234	WP235	WP236	WP237	WP238	WP239	WP240	WP241	WP242	WP243	WP244	WP245	WP246	WP247	WP248	WP249	WP250	WP251	WP252	WP253	WP254	WP255	WP256	WP257	WP258	WP259	WP260	WP261	WP262	WP263	WP264	WP265	WP266	WP267	WP268	WP269	WP270	WP271	WP272	WP273	WP274	WP275	WP276	WP277	WP278	WP279	WP280	WP281	WP282	WP283	WP284	WP285	WP286	WP287	WP288	WP289	WP290	WP291	WP292	WP293	WP294	WP295	WP296	WP297	WP298	WP299	WP300	WP301	WP302	WP303	WP304	WP305	WP306	WP307	WP308	WP309	WP310	WP311	WP312	WP313	WP314	WP315	WP316	WP317	WP318	WP319	WP320	WP321	WP322	WP323	WP324	WP325	WP326	WP327	WP328	WP329	WP330	WP331	WP332	WP333	WP334	WP335	WP336	WP337	WP338	WP339	WP340	WP341	WP342	WP343	WP344	WP345	WP346	WP347	WP348	WP349	WP350	WP351	WP352	WP353	WP354	WP355	WP356	WP357	WP358	WP359	WP360	WP361	WP362	WP363	WP364	WP365	WP366	WP367	WP368	WP369	WP370	WP371	WP372	WP373	WP374	WP375	WP376	WP377	WP378	WP379	WP380	WP381	WP382	WP383	WP384	WP385	WP386	WP387	WP388	WP389	WP390	WP391	WP392	WP393	WP394	WP395	WP396	WP397	WP398	WP399	WP400	WP401	WP402	WP403	WP404	WP405	WP406	WP407	WP408	WP409	WP410	WP411	WP412	WP413	WP414	WP415	WP416	WP417	WP418	WP419	WP420	WP421	WP422	WP423	WP424	WP425	WP426	WP427	WP428	WP429	WP430	WP431	WP432	WP433	WP434	WP435	WP436	WP437	WP438	WP439	WP440	WP441	WP442	WP443	WP444	WP445	WP446	WP447	WP448	WP449	WP450	WP451	WP452	WP453	WP454	WP455	WP456	WP457	WP458	WP459	WP460	WP461	WP462	WP463	WP464	WP465	WP466	WP467	WP468	WP469	WP470	WP471	WP472	WP473	WP474	WP475	WP476	WP477	WP478	WP479	WP480	WP481	WP482	WP483	WP484	WP485	WP486	WP487	WP488	WP489	WP490	WP491	WP492	WP493	WP494	WP495	WP496	WP497	WP498	WP499	WP500	WP501	WP502	WP503	WP504	WP505	WP506	WP507	WP508	WP509	WP510	WP511	WP512	WP513	WP514	WP515	WP516	WP517	WP518	WP519	WP520	WP521	WP522	WP523	WP524	WP525	WP526	WP527	WP528	WP529	WP530	WP531	WP532	WP533	WP534	WP535	WP536	WP537	WP538	WP539	WP540	WP541	WP542	WP543	WP544	WP545	WP546	WP547	WP548	WP549	WP550	WP551	WP552	WP553	WP554	WP555	WP556	WP557	WP558	WP559	WP560	WP561	WP562	WP563	WP564	WP565	WP566	WP567	WP568	WP569	WP570	WP571	WP572	WP573	WP574	WP575	WP576	WP577	WP578	WP579	WP580	WP581	WP582	WP583	WP584	WP585	WP586	WP587	WP588	WP589	WP590	WP591	WP592	WP593	WP594	WP595	WP596	WP597	WP598	WP599	WP600	WP601	WP602	WP603	WP604	WP605	WP606	WP607	WP608	WP609	WP610	WP611	WP612	WP613	WP614	WP615	WP616	WP617	WP618	WP619	WP620	WP621	WP622	WP623	WP624	WP625	WP626	WP627	WP628	WP629	WP630	WP631	WP632	WP633	WP634	WP635	WP636	WP637	WP638	WP639	WP640	WP641	WP642	WP643	WP644	WP645	WP646	WP647	WP648	WP649	WP650	WP651	WP652	WP653	WP654	WP655	WP656	WP657	WP658	WP659	WP660	WP661	WP662	WP663	WP664	WP665	WP666	WP667	WP668	WP669	WP670	WP671	WP672	WP673	WP674	WP675	WP676	WP677	WP678	WP679	WP680	WP681	WP682	WP683	WP684	WP685	WP686	WP687	WP688	WP689	WP690	WP691	WP692	WP693	WP694	WP695	WP696	WP697	WP698	WP699	WP700	WP701	WP702	WP703	WP704	WP705	WP706	WP707	WP708	WP709	WP710	WP711	WP712	WP713	WP714	WP715	WP716	WP717	WP718	WP719	WP720	WP721	WP722	WP723	WP724	WP725	WP726	WP727	WP728	WP729	WP730	WP731	WP732	WP733	WP734	WP735	WP736	WP737	WP738	WP739	WP740	WP741	WP742	WP743	WP744	WP745	WP746	WP747	WP748	WP749	WP750	WP751	WP752	WP753	WP754	WP755	WP756	WP757	WP758	WP759	WP760	WP761	WP762	WP763	WP764	WP765	WP766	WP767	WP768	WP769	WP770	WP771	WP772	WP773	WP774	WP775	WP776	WP777	WP778	WP779	WP780	WP781	WP782	WP783	WP784	WP785	WP786	WP787	WP788	WP789	WP790	WP791	WP792	WP793	WP794	WP795	WP796	WP797	WP798	WP799	WP800	WP801	WP802	WP803	WP804	WP805	WP806	WP807	WP808	WP809	WP810	WP811	WP812	WP813	WP814	WP815	WP816	WP817	WP818	WP819	WP820	WP821	WP822	WP823	WP824	WP825	WP826	WP827	WP828	WP829	WP830	WP831	WP832	WP833	WP834	WP835	WP836	WP837	WP838	WP839	WP840	WP841	WP842	WP843	WP844	WP845	WP846	WP847	WP848	WP849	WP850	WP851	WP852	WP853	WP854	WP855	WP856	WP857	WP858	WP859	WP860	WP861	WP862	WP863	WP864	WP865	WP866	WP867	WP868	WP869	WP870	WP871	WP872	WP873	WP874	WP875	WP876	WP877	WP878	WP879	WP880	WP881	WP882	WP883	WP884	WP885	WP886	WP887	WP888	WP889	WP890	WP891	WP892	WP893	WP894	WP895	WP896	WP897	WP898	WP899	WP900	WP901	WP902	WP903	WP904	WP905	WP906	WP907	WP908	WP909	WP910	WP911	WP912	WP913	WP914	WP915	WP916	WP917	WP918	WP919	WP920	WP921	WP922	WP923	WP924	WP925	WP926	WP927	WP928	WP929	WP930	WP931	WP932	WP933	WP934	WP935	WP936	WP937	WP938	WP939	WP940	WP941	WP942	WP943	WP944	WP945	WP946	WP947	WP948	WP949	WP950	WP951	WP952	WP953	WP954	WP955	WP956	WP957	WP958	WP959	WP960	WP961	WP962	WP963	WP964	WP965	WP966	WP967	WP968	WP969	WP970	WP971	WP972	WP973	WP974	WP975	WP976	WP977	WP978	WP979	WP980	WP981	WP982	WP983	WP984	WP985	WP986	WP987	WP988	WP989	WP990	WP991	WP992	WP993	WP994	WP995	WP996	WP997	WP998	WP999	WP1000	WP1001	WP1002	WP1003	WP1004	WP1005	WP1006	WP1007	WP1008	WP1009	WP1010	WP1011	WP1012	WP1013	WP1014	WP1015	WP1016	WP1017	WP1018	WP1019	WP1020	WP1021	WP1022	WP1023	WP1024	WP1025	WP1026	WP1027	WP1028	WP1029	WP1030	WP1031	WP1032	WP1033	WP1034	WP1035	WP1036	WP1037	WP1038	WP1039	WP1040	WP1041	WP1042	WP1043	WP1044	WP1045	WP1046	WP1047	WP1048	WP1049	WP1050	WP1051	WP1052	WP1053	WP1054	WP1055	WP1056	WP1057	WP1058	WP1059	WP1060	WP1061	WP1062	WP1063	WP1064	WP1065	WP1066	WP1067	WP1068	WP1069	WP1070	WP1071	WP1072	WP1073	WP1074	WP1075	WP1076	WP1077	WP1078	WP1079	WP1080	WP1081	WP1082	WP1083	WP1084	WP1085	WP1086	WP1087	WP1088	WP1089	WP1090	WP1091	WP1092	WP1093	WP1094	WP1095	WP1096	WP1097	WP1098	WP1099	WP1100	WP1101	WP1102	WP1103	WP1104	WP1105	WP1106	WP1107	WP1108	WP1109	WP1110	WP1111	WP1112	WP1113	WP1114	WP1115	WP1116	WP1117	WP1118	WP1119	WP1120	WP1121	WP1122	WP1123	WP1124	WP1125	WP1126	WP1127	WP1128	WP1129	WP1130	WP1131	WP1132	WP1133	WP1134	WP1135	WP1136	WP1137	WP1138	WP1139	WP1140	WP1141	WP1142	WP1143	WP1144	WP1145	WP1146	WP1147	WP1148	WP1149	WP1150	WP1151	WP1152	WP1153	WP1154	WP1155	WP1156	WP1157	WP1158	WP1159	WP1160	WP1161	WP1162	WP1163	WP1164	WP1165	WP1166	WP1167	WP1168	WP1169	WP1170	WP1171	WP1172	WP1173	WP1174	WP1175	WP1176	WP1177	WP1178	WP1179	WP1180	WP1181	WP1182	WP1183	WP1184	WP1185	WP1186	WP1187	WP1188	WP1189	WP1190	WP1191	WP1192	WP1193	WP1194	WP1195	WP1196	WP1197	WP1198	WP1199	WP1200	WP1201	WP1202	WP1203	WP1204	WP1205	WP1206	WP1207	WP1208	WP1209	WP1210	WP1211	WP12

MEGA-CD HARDWARE MANUAL

● \$A12006 : H-INT vector (level 4) Word Access

MSB																LSB
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
HIBF	HIBE	HIBD	HIBC	HIBB	HIBA	HIB9	HIB8	HIB7	HIB6	HIB5	HIB4	HIB3	HIB2	HIB1	HIB0	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	

When H-INT is generated in the MAIN-CPU, the addresses placed on \$70 and \$72 are ignored and a jump address is formed using \$70 for the high order portion of the address and HIR15-0 for the low order portion of the address. After a reset, SA12006 is set to -1.

4.2 CDC

● \$A12004 : CDC mode

MSB																LSB
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
EDT	DSH	-	-	-	-	DD2	DD1	DD0	-	-	-	-	-	-	-	
RD	0/1	0/1	0	0	0	0/1	0/1	0/1	0	0	0	0	0	0	0	
WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

DD0-2 : Device Destination

Refer to the SUB-CPU register SFF8004

EDT : End of Data Transfer

This indicates that all data has been transferred from the CDC.

DSR : Data Set Ready

This indicates that the data from the CDC has been put into the SA12008 register.

● \$A12008 : CDC host data(16 bits) Word Access

MSB																LSB
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
HD15	HD14	HD13	HD12	HD11	HD10	HD29	HD28	HDW7	HDW6	HDW5	HDW4	HDW3	HDW2	HDW1	HDW0	
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	
WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

HD00-15 : CDC read data, bits 00-15

Two bytes from the CDC are accumulated in the host data register and then transferred to the MAIN-CPU or SUB-CPU. After the data in HD00-15 has been read, the CDC transfers the next 2 bytes of data into this register.

MEGA-CD HARDWARE MANUAL

- \$A1200A : Reserved by the system

4-3 COMMUNICATION

- \$A1200C : Stop watch Word Access

																LSB
																MSB
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	
-	-	-	-	-	TD11	TD10	TD09	TD08	TD07	TD06	TD05	TD04	TD03	TD02	TD01	TD00
RD	0	0	0	0	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1
WR	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

TD00~11: Timer Data

This timer counts from 0 to 4895, one count taking 30.72μs. \$FF800C of the SUB-CPU clears the timer.

- \$A1200E : Communication flag

																	LSB
																	MSB
F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0		
CFM7	CFM6	CFM5	CFM4	CFM3	CFM2	CFM1	CFM0	CFS7	CFS6	CFS5	CFS4	CFS3	CFS2	CFS1	CFS0		
RD	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1		
WR	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0/1	0	0	0	0	0	0	0		

CFM0~7 : Communication flag MAIN-CPU

CFS0~7 : Communication flag SUB-CPU

MEGA-CD HARDWARE MANUAL

● \$A12010-\$A1201E : Communication command, 8 Words Read/Write

MSB	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
Communication command 0																	
Communication command 1																	
Communication command 2																	
Communication command 3																	
Communication command 4																	
Communication command 5																	
Communication command 6																	
Communication command 7																	

● \$A12020-\$A1202E : Communication status, 8 Words Read Only

MSB	F	E	D	C	B	A	9	8	7	6	5	4	3	2	1	0	LSB
Communication status 0																	
Communication status 1																	
Communication status 2																	
Communication status 3																	
Communication status 4																	
Communication status 5																	
Communication status 6																	
Communication status 7																	

SUPPLEMENTS

~~1. Precautions in using DMA from WORD-RAM to V-RAM, C-RAM and VS-RAM~~

- Precautions in using DMA of the VDP of the MEGA-DRIVE to transfer data from WORD-RAM on the MEGA-CD to V-RAM, C-RAM and VS-RAM.

WORD-RAM mode

- In the 2M mode...the WORD-RAM must be switched to the MAIN side at the time of DMA.
- In the 1M/1M mode...use the RAM installed on the MAIN side as the source for the transfer.

Regarding the action at the time of DMA

- In the case where the 68000 CPU on the MAIN side access the WORD-RAM, ordinary Read/Write is possible.
- In the case where the VDP accesses the WORD-RAM by DMA, the data read from the WORD-RAM will be output with a one cycle delay, because VDP read-out is slow and the time from the start of read-out to the output of the data is short.

Solutions

- Set the source address to one word greater than the original address.
- Since the topword of an address might be destroyed due to certain restrictions (See p.28 in MEGA DRIVE software Development Manual), rewrite 2 words including the top word after the DMA transfer.

*For a SAMPLE program, see p.63.

~~2. Restrictions in using DMA from the MEGA-DRIVE side to the MEGA-CD side~~

Regarding PRG-RAM

- Never access the PRG-RAM from the MAIN-CPU. (This is equivalent to executing a HALT on the SUB-CPU.)

Regarding WORD-RAM

- Do not put the DMA transfer program for VDP onto WORD-RAM.
*Put the program in the WORD-RAM.

Be sure to observe the restrictions and PRECAUTIONS described in the [MEGA DRIVE SOFTWARE DEVELOPMENT MANUAL].

MEGA-CD HARDWARE MANUAL**3. Other precautions**

1. After changing the mode of WORD-RAM or swapping WORD-RAM, make sure that the mode is changed completely and that the WORD-RAM actually exists before accessing WORD-RAM.
2. In the CDC mode (\$FF8004) register, all bits are set to '0' when they are initialized. Therefore, define the destination in order to read the CDC data.
3. When turning On/Off sounding of the PCM sound source, wait for more than 30 μ s before accessing PCM RAM.
4. Do not apply following to Z80:
 1. Accessing the WORD-RAM.
 2. Accessing the PRG-RAM.
 3. Accessing all the area of 68000 CPU side.

However, Z80 can use its 8K-RAM.

5. READOUT-TIME of the productive model DISC is the same value of that 1 frame is added to the READOUT-TIME of the DISC created by WRITEONCE. Therefore, do not make a program using READOUT-TIME.
6. Do not change the setting of BIOS without permission.
7. Do not call BIOS related to LED. (except for developing.)
8. Since privileged instructions are used for BIOS, do not use the User mode for SUB-CPU. When using User mode for MAIN-CPU, do not call the BIOS that uses privilege instructions.
9. Never write on the boot area \$800000 ~ \$900000 on SUB-CPU.
10. During graphic operations, do not change WORD-RAM from SUB-CPU to MAIN-CPU.
11. Do not mask LEVEL 4, 5 and 6 incorrectly.
12. Although the speed for switching the mode from pause to stand-by is changable, keep the data between 4500 (\$1194) ~ 65534 (\$FFFFE) (1 min ~ 15 min).

MEGA-CD HARDWARE MANUAL

wnov-dma:

```

pushl    a1

movea. l d1, a1
addq. l #2, d1
asr. l $1, d1

les      vdp cmd, a6
move. w #$80M2, (a6)
move. w rg1_dat, d3
bset   #4, d3
move. w d3, (a6)
##
move. l #($80+20) *$10000,
move.w d2, d3
lsl. l #8, d3
move. w #($80+10) *$100, d3
move. b d2, d3
move. l d3, (a6)
##
move. l #($80+22) *$10000,
move. w d1, d3
lsl. l #8, d3
move.w #($80+21) *$100, d3
move. b d1, d3
move. l d3, (a6)

swap    d1
move. w d1 #($80+23) *$100, d3
move. b d1, d3
move. w d3, (a6)
##
or. l #$45000000, d8
swap    d8
move. w d8, (a6)
swap    d8
move.w d8, -(ep)
move. w (sp)+, (a6)
##
move. w rg1_dat, (a6)

andl w #$ff71, d8
move. l d8, (a6)
move. l (a1), -4(a6)
move. w rg15_dat, (a6)
popl    a1
ret

```

* For MACRO, see MACRO.MAC in BOOT-ROM
SAMPLE DISC.

*offset adjust 1 word shift
*/2

*change auto-indentation

*DMA 81

```
* d3-580010000  
* set lg8-lg15  
* d3-6841h100  
* d3-5941h300  
* set lg0-lg7 d4-$941h991  
* set lg0=lg10 vdo register
```

```
# d9-592952109  
# set ea9~ea15  
# d3-$96emal  
# d3-$96em9555  
# d3-$96em95sl  
# Set source ram address
```

#d9-69788
#d9-S97sh
#set Vmg #29

*cat DMA code

*Set VRAM address low

* set Vram address high

* DMA d

* DMA code — write code
* set top vram address
* write 1st & 2nd data

sega ozisoft

MEGA-CD HARDWARE MANUAL

PCM SOUND SOURCE

SEGA ENTERPRISES, LTD.

VER. 1.0 10/14/91

Sega Onisoft

CONTENTS

1 OVERVIEWS OF THE PRODUCT	1
• Features	1
2 BLOCK DIAGRAM	2
3 DESCRIPTION OF PINS	3
4 DESCRIPTION OF FUNCTIONS	6
4-1 ADDRESS MAP	6
4-2 CONTROL REGISTER	7
• When MOD = "H"	7
• When MOD = "L"	8
4-3 INTERNAL MEMORY	9
• ST data (Address = 0006H)	9
• LSH data (Address = 0005H)	9
• LSL data (Address = 0004H)	9
• FDH data (Address = 0003H)	9
• FDL data (Address = 0002H)	9
• PAN data (Address = 0001H)	10
• ENV data (Address = 0000H)	10
4-4 CHANNEL ON/OFF REGISTER	10
4-5 MICROCOMPUTER INTERFACE IC	11
4-6 WAVE MEMORY INTERFACE IC	11
4-7 INTERNAL REGISTER READ CYCLES	12
4-8 DCA (DIGITAL CONTROL AMPLIFIER)	13
4-9 WAVE DATA FORMAT	14
5 DC ELECTRICAL SPECIFICATIONS	15
6 AC ELECTRICAL SPECIFICATIONS	16
7 TIMING CHART	18
7-1 Pseudo SRAM I/F	18
• READ CYCLE	18
• WRITE CYCLE	18
7-2 MASK ROM I/F	18
• READ CYCLE	18
7-3 CPU I/F	19
• READ CYCLE	19
• WRITE CYCLE	19
• Internal register read cycle (0010~001FH)	19
7-4 CPU INTERFACE	20
• CPU → Wave memory read cycle (while sounding suspended)	20
• CPU → Internal register write cycle (while sounding/sounding suspended)	20
• CPU → Wave memory write cycle (while sounding)	21
• CPU → Wave memory write cycle (while sounding suspended)	21
7-5 Pseudo SHAM I/F	22
• REFRESH CYCLE	22

Sega Nomisoft

PCM SOUND SOURCE (RF5C164)

1 OVERVIEW OF THE PRODUCT


The RF5C164 is a PCM sound source IC which is manufactured by the 1.5 μ silicon gate CMOS process. Included inside the IC are the DCO (digital control oscillator), the DCA (digital control amplifier) and other functions. A PCM sound source system can be configured by connecting an external wave (format) data memory (Pseudo SRAM, SRAM or mask ROM) and an external D/A converter, and using a microcomputer to control the system. When compared with other methods, the PCM sound source method has the following advantages:

1. Natural tones can be produced;
2. Software to produce sounds is more easily developed.

● Features:

- PCM sound source method.
- Number of channels : 8 channels.
- Clock frequency of the source : Up to 12 MHz.
- Sampling frequency : 91.9 KHz.
- Wave data width : 8 bits.
- Number of wave words : Any.
- Wave memory space : 1. Up to 64 Kbytes when RAM is used.
2. Up to 128 Kbytes when ROM is used.
- Envelope data width : 8 bits.
- L/R stereo output at any fixed level (16 levels each for both L and R).
- Can be interfaced with a general-purpose 8-bit CPU.
- Package : Flat 88-pin package.
- Interface with the wave memory can be directly connected to a
256K (32Kx8) Pseudo SRAM.
256K (32Kx8) MASK ROM.
256K (32Kx8) SRAM.
1M MASK ROM.
- Interface with the D/A converter.
Can be directly connected to the digital-audio 16-bit D/A converter
(Sanyo LC7861).
- Can read out a specific address in real-time for accessing the wave RAM
(when RAMAX is not used).

MEGA-CD HARDWARE MANUAL

2 BLOCK DIAGRAM

MEGA-CD HARDWARE MANUAL

3 DESCRIPTION OF PINS

PIN	INPUT/OUTPUT	FUNCTION
A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0		Address signals from the microcomputer.
D7 D6 D5 D4 D3 D2 D1 D0	IO IO IO IO IO IO IO IO	Data bus signals from or to the microcomputer
CSB	I	Chip select signals from the microcomputer.
RDB	I	Read signals from the microcomputer.
WRB	I	Write signals from the microcomputer.
RAMAD7 RAMAD6 RAMAD5 RAMAD4 RAMAD3 RAMAD2 RAMAD1 RAMAD0	IO IO IO IO IO IO IO IO	Multiplexed signals of the lower-address/data from and to the SRAM when connected to the Pseudo SRAM; data input signals from the MROM when connected to the MROM; data bus signals from and to the SRAM when connected to the SRAM.

MEGA-CD HARDWARE MANUAL

PIN	INPUT/OUTPUT	FUNCTION
RAMA14	○	
RAMA13	○	
RAMA12	○	
RAMA11	○	Upper-address signals of the SRAM & MROM.
RAMA10	○	
RAMA9	○	
RAMA8	○	
RAMA7	○	
RAMA8	○	
RAMA6	○	
RAMA4	○	Lower-address signals of the SRAM & MROM.
RAMA3	○	
RAMA2	○	
RAMA1	○	
RAMA0	○	
RAMAX	○	Lowest-address signals of the MROM.
RAMC2B	○	Upper 32Kbytes SRAM & MROM select signals.
RAMC1R	○	Lower 32Kbytes SRAM & MROM select signals.
RAMWEB	○	Pseudo SRAM & SRAM write signals.
RAMOEB	○	Pseudo SRAM & SRAM & MROM read signals.
DAC7	○	
DAC6	○	
DAC5	○	Multiplexed signals of output "R" data/L data to the parallel DAC.
DAC4	○	
DAC3	○	
SHL	○	"L" data sample/hold signals for DAC7 to DAC3.
SHR	○	"R" data sample/hold signals for DAC7 to DAC3.
DAC7R	○	Sample/hold signals of DAC7 output with SHR.
DAC7L	○	Sample/hold signals of DAC7 output with SHL.
WCLK1	○	Word clock signals are output to the serial DAC.
LRCLK	○	LR clock signals are output to the serial DAC.
DATA	○	Digital audio data signals output to the serial DAC.
BCLK	○	Bit clock signals output to the serial DAC.

*Interfacing with the serial DAC is made in the MSB-First mode.

MEGA-CD HARDWARE MANUAL

PIN	INPUT/OUTPUT	FUNCTION
RESETB	I	Reset signals
XIN	I	
XOUT	O	These are external pins of the crystal-oscillator. Clock can take input directly from XIN.
TEST1 TEST2 TEST3	I	These are test signal input pins, and fixed to "L" for normal use. TEST2 pin is fixed to "H" when MROM or SRAM is used.
VCC	-	Power supply
GND	-	Ground

Sega

© 1991 SEGA

MEGA-CD HARDWARE MANUAL

4 DESCRIPTION OF FUNCTIONS**4.1 ADDRESS MAP**

1FFFH	Wave data area (same as for the RF5C165)
1000H	
0FFFH	Not used (impossible to access)
0020H	
001FH	WAVE RAM ADDRESS 8CH. HIGH
001EH	WAVE RAM ADDRESS 8CH. LOW
001DH	WAVE RAM ADDRESS 7CH. HIGH
001CH	WAVE RAM ADDRESS 7CH. LOW
001BH	WAVE RAM ADDRESS 6CH. HIGH
001AH	WAVE RAM ADDRESS 6CH. LOW
0019H	WAVE RAM ADDRESS 5CH. HIGH
0018H	WAVE RAM ADDRESS 5CH. LOW
0017H	WAVE RAM ADDRESS 4CH. HIGH
0016H	WAVE RAM ADDRESS 4CH. LOW
0015H	WAVE RAM ADDRESS 3CH. HIGH
0014H	WAVE RAM ADDRESS 3CH. LOW
0013H	WAVE RAM ADDRESS 2CH. HIGH
0012H	WAVE RAM ADDRESS 2CH. LOW
0011H	WAVE RAM ADDRESS 1CH. HIGH
0010H	WAVE RAM ADDRESS 1CH. LOW
000FH	Not used (impossible to access)
0009H	
0008H	Sound ON/OFF register
0007H	Control register
0006H	ST data memory
0005H	LSH data memory
0004H	LSL data memory
0003H	FDH data memory
0002H	FDL data memory
0001H	PAN data memory
0000H	ENV data memory

Notes: 0000H to 0007H are used as write only registers, and selected by using the bank function of the control register.

0010H to 001FH are used as read only registers.

MEGA-CD HARDWARE MANUAL

4.2 CONTROL REGISTER

This register sets up the IC mode, the bank address of the wave memory, and the bank channel of the internal memory. This register can only be written.

7	6	5	4	3	2	1	0
ON	MOD	—	—	WB3	WB2	WB1	WB0
OFF	—	—	—	—	CB2	CB1	CB0

BH
Address
0007H

■ Bit 7 : ON/OFF

When this bit is set, the IC starts sounding; when it is reset, sounding is suspended. The external wave memory of the microcomputer can be read only while sounding is suspended. When the IC is sounding, further restrictions described below apply for writing into the external wave memory.

■ Bit 6 : MOD

This bit is used to control the selection of a particular register into which the contents of bits 3 to 0 are to be written. When this bit is set to "H", the microcomputer writes the contents in bits 2 to 0 into bits CB2 to CB0 of this register; when it is "L", it writes the contents in bits 3 to 0 into bits WB3 to WB0.

● When MOD = "H"**■ Bits 2 to 0 : CB2 to CB0**

These bits control the selection of a particular channel when the microcomputer accesses the internal memories (FNV, PAN, FDL, FDH, LSL, LSH, ST).

CB2	CB1	CB0	Channel No.
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	8

MEGA-CD HARDWARE MANUAL

● When MOD = "L"

■ Bit 3 to 0 : WB3 to WB0

These bits control the higher address when the microcomputer accesses the external wave memory. The table below shows the relationships between the setup values in WB3 to WB0 and the address for accessing the external wave memory.

WB3	WB2	WB1	WB0	EXTERNAL WAVE MEMORY ADDRESS	
				MEMORY NO.	ADDRESS
0	0	0	0	1	0000H-0FFFH
0	0	0	1	1	1000H-1FFFH
0	0	1	0	1	2000H-2FFFH
0	0	1	1	1	3000H-3FFFH
0	1	0	0	1	4000H-4FFFH
0	1	0	1	1	5000H-5FFFH
0	1	1	0	1	6000H-6FFFH
0	1	1	1	1	7000H-7FFFH
1	0	0	0	2	0000H-0FFFH
1	0	0	1	2	1000H-1FFFH
1	0	1	0	2	2000H-2FFFH
1	0	1	1	2	3000H-3FFFH
1	1	0	0	2	4000H-4FFFH
1	1	0	1	2	5000H-5FFFH
1	1	1	0	2	6000H-6FFFH
1	1	1	1	2	7000H-7FFFH

Notes

Memory No.1 is the memory to be selected by RAMC1B.
Memory No.2 is the memory to be selected by RAMC2B.

MEGA-CD HARDWARE MANUAL

4.2 INTERNAL MEMORY

This internal memory stores sound data described below for each of the eight channels.

● ST data (Address = 0006H)

The high 8 bits in this address is the ST data that reads the wave memory of the channel which starts sounding. In this case, "00H" is set in the lower address.

● LSH data (Address = 0005H)

When the stop data is read from the wave memory during sounding, the upper address for reading the wave address is changed into LSH data, and the wave memory is read out again.

● LSL data (Address = 0004H)

When the stop data is read from the wave memory during sounding, the lower address for reading the wave address is changed into LSL data, and the wave memory is read out again.

● FDH data (Address = 0003H)

This data controls the address counter that generates an address used to read from the wave memory during sounding. Use the FDH bits to set up the up-counts of addresses per sampling time as shown in the table below.

RAMAX	NOT USED	USED
	ACCESS UP-COUNT	
FDH BIT		
7	2^4	2^6
6	2^3	2^4
5	2^2	2^3
4	2^1	2^2
3	2^0	2^1
2	2^{-1}	2^0
1	2^{-2}	2^{-1}
0	2^{-3}	2^{-2}

■ Example: When only FDH bits 4 and 3 are set, the address is incremented by 9 ($=2^1 + 2^0$) counts per sampling (when RAMAX is not used).

● FDL data (Address = 0002H)

This data controls the address counter that generates an address used to read from the wave memory during sounding. Use the FDL bits to set up the up-counts of addresses per sampling time as shown in the table on the next page.


MEGA-CD HARDWARE MANUAL

RAMAX	NOT USED	USED
FDL BIT	ADDRESS UP-COUNT	
7	2^4	2^3
6	2^4	2^4
5	2^4	2^5
4	2^7	2^6
3	2^4	2^7
2	2^4	2^8
1	2^{10}	2^9
0	2^{11}	2^{10}

■ Example: When only FDL bits 4 and 3 are set, the address is incremented by $2^7 + 2^8$ counts per sampling (when RAMAX is not used).

● PAN data (Address = 0001H)

This data controls the process through which output generated in the white-sounding channel is converted into stereo sounds and fed separately into the "L" and "R" channels. The higher 4-bits of PAN data become the coefficients of the "R" output and the lower 4-bits become the coefficients of the "L" output.



● ENV data (Address = 0000H)

This ENV data is multiplied by the wave data which is read from the wave memory in the white-sounding channel in order to put a stress on the amplitudes of the wave data. In this case, bit 7 becomes the MSB and bit 0 becomes the LSB.

4.4 CHANNEL ON/OFF REGISTER

This register serves to control the sounding/sounding suspended status in each channel. However, the control of the control register has priority. Therefore, if the control register is set to the sounding status, this register can be used. Bit 0 corresponds to channel 1 and bit 7 to channel 8.

MEGA-CD HARDWARE MANUAL


4-5 MICROCOMPUTER INTERFACE IC

This IC can be used as a peripheral IC for the general-purpose 8-bit CPU. The table below should be referenced, since the conditions for access of this IC from the microcomputer vary with the setting of the sounding/sounding suspend status which is selected by the control register.

Status	External wave memory		Internal wave memory	
	Read	Write	Read	Write
While sounding	Impossible	Access in a period of 16 source clock cycles or more.	Impossible	Access in a period of 384 source clock cycles or more. (0008H)
While sounding suspended	Possible	Possible	Impossible	Access in a period of 48 source clock cycles or more (0008H).

4-6 WAVE MEMORY INTERFACE IC

This IC is used as a wave memory, and connects the external Pseudo SRAM, SRAM or MROM. The typical connections are illustrated below.



MEGA-CD HARDWARE MANUAL

~~4-7 INTERNAL REGISTERS READ CYCLE~~

By accessing internal registers 0010H to 001FH, the address of the current wave RAM can be read. You must wait for 5 or more cycles after accessing the wave RAM access in order to get the correct address.

HIGH BYTE

MSB	6	5	4	3	2	1	LSB
A15	A14	A13	A12	A11	A10	A9	A8

A15 = "0" applies for RAMC1B = "0" and A15 = "1" applies for RAMC2B = "1".

LOW BYTE


MSB	6	5	4	3	2	1	LSB
A7	A6	A5	A4	A3	A2	A1	A0

MEGA-CD HARDWARE MANUAL

4.8 DCA (DIGITAL CONTROL AMPLIFIER)

This block is used to generate tones by using data which is read from the external and internal devices. The data processing is illustrated below.


The processes shown below are executed in each channel in order from channel 1 through channel 8. Every time the values for "R" and "L", which are summed over 8 channels, are accumulated, the sample/hold signals are generated for "R+" and "L+" output. The limiter circuit sets the accumulated results to FFFFH, if the result value overflows in the positive direction while accumulating data over the eight channels. If it overflows in the negative direction, it is set to 0000H.



MEGA-CD HARDWARE MANUAL

4.9 WAVE DATA FORMAT

The figure below shows an example of data stored in the external wave memory using wave data format. In this example, the analog waveform is digital-sampled with a center value of 127, a maximum of 253 and a minimum of 0. The wave data "FFH" is used as the loop stop data. Once this data is read from the wave memory, the address for reading the wave memory is reset to the LSH and LSL data, and the wave data is read again.



segad

MEGA-CD HARDWARE MANUAL

5 DC ELECTRICAL SPECIFICATIONS

Ta=0~70°C, VCC=5V±5%

	Symbol	Item	Test condition	Standard values			Units
				min.	typ.	max.	
Input	VIH1	"H" input voltage (TTL compatible)		2.0		VCC +0.3	V
	VIL1	"L" input voltage (TTL compatible)		-0.3		0.8	V
	VIH2	"H" input voltage (XIN pin)		3.5		VCC +0.3	V
	VIL2	"L" input voltage (XIN pin)		-0.3		1.5	V
	II	Input leak current	0.05mA 0V<VIN<VCC	-10		10	μA
Output	VOH	"H" output voltage	IOL=4.0mA	2.4			V
	VOL	"L" output voltage	IOL=4.0mA			0.4	V
	IOZ	Output leak current when off	0.05mA 0V<VOS<VCC	-10		10	μA
Current	ICC0	Power supply current not in operation	0.05mA VIN=0V, VCC			300	μA
	ICC1	Power supply current in operation	XIN=1MHz With no load			30	mA

MEGA-CD HARDWARE MANUAL

6 AC ELECTRICAL SPECIFICATIONS

Ta=0~70°C, VCC=5V±5%

Symbol	Item	Test condition	Standard values			Units
			min	typ	max	
TOPR	Input clock frequency				10	MHz
TCE	External memory chip enable pulse width	Fopr=10MHz	200			ns
TAS	Address setup time	Fopr=10MHz	0			ns
TRAH	Lower address hold time	Fopr=10MHz	30			ns
TOHC	Output enable hold time	Fopr=10MHz	0			ns
TOEA	Output enable/output delay time	Fopr=10MHz	◆	50		ns
TOHZ	Output disable/output delay time	Fopr=10MHz	20			ns
TCW	Chip enable time	Fopr=10MHz	200			ns
TWP	Write signal pulse time	Fopr=10MHz	35			ns
TDW	Output data setup time	Fopr=10MHz	30			ns
TDH	Output data hold time	Fopr=10MHz	0			ns
TRDA	External CPU read signal enable/output delay time	Fopr=10MHz			100	ns
TRDH	External CPU read signal disable/output delay time	Fopr=10MHz	10			ns
TWRA	Write data setup time	Fopr=10MHz	30			ns
TWRG	Write data hold time	Fopr=10MHz	30			ns

MEGA-CD HARDWARE MANUAL

Symbol	Item	Test condition	Standard values			Units
			min	typ	max	
TAH	Address hold time (CSB-An)	Fopr=10MHz	0			ns
TAH1	Address hold time (RDB-An)	Fopr=10MHz	30			ns
TAH2	Address hold time (WRB-An)	Fopr=10MHz	30			ns
TAS1	Address setup time (An-WRB)	Fopr=10MHz	30			ns
TAS2	Address setup time (An-WRB)	Fopr=10MHz	30			ns
TRDCE	Chip enable hold time (RDB-CSB)	Fopr=10MHz	0			ns
TWRCE1	Chip enable hold time (WRB-CSB)	Fopr=10MHz	30			ns
TWRCE2	Chip enable hold time (WRB-CSB)	Fopr=10MHz	0			ns
TRFCW	Refresh command pulse width	Fopr=10MHz	200			ns
TRFD	Refresh pulse delay time	Fopr=10MHz		200		ns
TRFP1	Refresh pulse width	Fopr=10MHz	50			ns
TRFP2	Refresh pulse width	Fopr=10MHz	50			ns
TRFR	Refresh pulse recovery time	Fopr=10MHz		300		ns
Tirdn	Internal register data hold time	Fopr=10MHz	0			ns
Tirds	Internal register data setup time	Fopr=10MHz	30			ns
Tirdr	Internal register read access time	Fopr=10MHz	60			ns

大文字は二ヶ字を大文字


Sega

MEGA-CD HARDWARE MANUAL


7 TIMING CHART

7.1 Pseudo SRAM I/F

● READ CYCLE




● WRITE CYCLE






7.2 MASK ROM I/F

● READ CYCLE




MEGA-CD HARDWARE MANUAL

7.3 CPU/E**● READ CYCLE****● WRITE CYCLE****● Internal register read cycle (0010~001FH)**


MEGA-CO HARDWARE MANUAL

Z-4 CPU INTERFACE

- CPU ← Wave memory read cycle (while sounding suspended)




- CPU → Internal register write cycle (while sounding/sounding suspended)




MEGA-CD HARDWARE MANUAL

● CPU → Wave memory write cycle (while sounding)



● CPU → Wave memory write cycle (while sounding suspended)



MEGA-CD HARDWARE MANUAL**7.5 Pseudo SRAM I/F****● REFRESH CYCLE**

- While sounding suspended (automatic refresh)

CSB

A12

WRB

RDB

RAMOE_B

- While sounding

RAMOE_B

TAP2 TRM

TAP1 TAP2 TRM