












TODO: 3.1.5: What's meant by Power On Reset Voltage



- Pinout considerations
 - MSPI WP/HOLD wired to D02 and D03 for optional QSPI
 - LVDS only available in banks 2 and 6
 - If SDRAM is powered at != 3.3V, then this voltage must also work for the flash
 - Buttons to MODE0/MODE1 as on the TN20k
 - SD card power switch?
 - Wire 4-bit SDIO to rp2040?

GW3A-LV20 FPGA
MISTle Project - Till Harbaum
 Sheet: /GW3A-LV20 FPGA/
 File: gw3a-lv20.kicad_sch

Title: MiSTle-GW3A-20


Size: A4	Date: 2025-08-28
----------	------------------

KiCad E.D.A. 10.0.1

Date: 2025-08-28

Rev: 1.0
Id: 2/5





Peripherals

Till Harbaum

Sheet: /GW3A-LV20 FPGA/Interfaces/

File: interfaces.kicad_sch

Title: MISTle-GW3A-20

Size: A4 Date: 2025-08-28


KiCad E.D.A. 10.0.1

Rev: 1.0

Id: 4/5



3.3V SDR SDRAM 16Mbits * 16 = 256Mbits



GW2AR-LV18 FPGA Memory

MISTle Project - Till Harbaum

Sheet: /GW3A-LV20 FPGA/GW3A LV20 memory/

File: gw3a-lv20-memory.kicad_sch

Title: MISTle-GW3A-20

Size: A4


Date: 2025-08-28

KiCad E.D.A. 10.0.1

Rev: 1.0

Id: 5/5





USB Hub CH334R

Stefan Voss, Till Harbaum

Sheet: /USB Hub/

File: usbbhub.kicad_sch

Title: MiSTle-GW3A-20

Size: A4

Date: 2025-08-28

Rev: 1.0

KiCad E.D.A. 10.0.1

Id: 3/5

